English
Language : 

LM3S3748 Datasheet, PDF (560/753 Pages) List of Unclassifed Manufacturers – Microcontroller
Univeral Serial Bus (USB) Controller
Bit/Field
3
2
1
0
Name
FDT
DMAMOD
DTWE
DT
Type
R/W
R/W
W1S
R/W
Reset
0
0
0
0
Description
Force Data Toggle
The CPU sets this bit to force the endpoint data toggle to switch and
the data packet to be cleared from the FIFO, regardless of whether an
ACK was received. This can be used by interrupt transmit endpoints
that are used to communicate rate feedback for isochronous endpoints.
DMA Request Mode
The CPU sets this bit to select DMA Request Mode 1 and clears it to
select DMA Request Mode 0.
Note: This bit must not be cleared either before or in the same cycle
as the above DMAEN bit is cleared.
Data Toggle Write Enable
The CPU writes a 1 to this bit to enable the current state of the transmit
endpoint data toggle to be written (see DT). This bit is automatically
cleared once the new value is written.
Data Toggle
When read, this bit indicates the current state of the transmit endpoint
data toggle. If DTWE is High, this bit may be written with the required
setting of the data toggle. If DTWE is Low, any value written to this bit is
ignored.
USBTXCSRHn Device Mode
USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1)
Base 0x4005.0000
Offset 0x113
Type R/W, reset 0x00
7
6
5
4
3
2
1
0
AUTOSET ISO MODE DMAEN FDT DMAMOD
reserved
Type R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
Reset
0
0
0
0
0
0
0
0
Bit/Field
7
6
Name
AUTOSET
ISO
Type
R/W
R/W
Reset
0
0
Description
Auto Set
If the CPU sets this bit, TXRDY is automatically set when data of the
maximum packet size (value in USBTXMAXPn) is loaded into the
transmit FIFO. If a packet of less than the maximum packet size is
loaded, then TXRDY must be set manually.
Note: This bit should not be set for either high-bandwidth
isochronous or high-bandwidth interrupt endpoints.
ISO
The CPU sets this bit to enable the transmit endpoint for isochronous
transfers, and clears it to enable the transmit endpoint for bulk or interrupt
transfers.
560
April 08, 2008
Preliminary