LM3S3748 Datasheet, PDF (21/753 Pages) List of Unclassifed Manufacturers – Microcontroller

LM3S3748 Microcontroller
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
Register 26:
Register 27:
Register 28:
Register 29:
Register 30:
Register 31:
Register 32:
Register 33:
Register 34:
Register 35:
Register 36:
Register 37:
Register 38:
Register 39:
Register 40:
Register 41:
Register 42:
Register 43:
Register 44:
Register 45:
Register 46:
Register 47:
Register 48:
Register 49:
Register 50:
Register 51:
Register 52:
Register 53:
PWM Interrupt Enable (PWMINTEN), offset 0x014 ........................................................... 620
PWM Raw Interrupt Status (PWMRIS), offset 0x018 ........................................................ 622
PWM Interrupt Status and Clear (PWMISC), offset 0x01C ................................................ 624
PWM Status (PWMSTATUS), offset 0x020 ...................................................................... 626
PWM Fault Condition Value (PWMFAULTVAL), offset 0x024 ............................................ 627
PWM0 Control (PWM0CTL), offset 0x040 ....................................................................... 629
PWM1 Control (PWM1CTL), offset 0x080 ....................................................................... 629
PWM2 Control (PWM2CTL), offset 0x0C0 ...................................................................... 629
PWM3 Control (PWM3CTL), offset 0x100 ....................................................................... 629
PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 .................................... 634
PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 .................................... 634
PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4 .................................... 634
PWM3 Interrupt and Trigger Enable (PWM3INTEN), offset 0x104 ..................................... 634
PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 .................................................... 636
PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 .................................................... 636
PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8 ................................................... 636
PWM3 Raw Interrupt Status (PWM3RIS), offset 0x108 ..................................................... 636
PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C ........................................... 637
PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C ........................................... 637
PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC ........................................... 637
PWM3 Interrupt Status and Clear (PWM3ISC), offset 0x10C ............................................ 637
PWM0 Load (PWM0LOAD), offset 0x050 ....................................................................... 638
PWM1 Load (PWM1LOAD), offset 0x090 ....................................................................... 638
PWM2 Load (PWM2LOAD), offset 0x0D0 ....................................................................... 638
PWM3 Load (PWM3LOAD), offset 0x110 ........................................................................ 638
PWM0 Counter (PWM0COUNT), offset 0x054 ................................................................ 639
PWM1 Counter (PWM1COUNT), offset 0x094 ................................................................ 639
PWM2 Counter (PWM2COUNT), offset 0x0D4 ............................................................... 639
PWM3 Counter (PWM3COUNT), offset 0x114 ................................................................. 639
PWM0 Compare A (PWM0CMPA), offset 0x058 ............................................................. 640
PWM1 Compare A (PWM1CMPA), offset 0x098 ............................................................. 640
PWM2 Compare A (PWM2CMPA), offset 0x0D8 ............................................................. 640
PWM3 Compare A (PWM3CMPA), offset 0x118 ............................................................... 640
PWM0 Compare B (PWM0CMPB), offset 0x05C ............................................................. 641
PWM1 Compare B (PWM1CMPB), offset 0x09C ............................................................. 641
PWM2 Compare B (PWM2CMPB), offset 0x0DC ............................................................ 641
PWM3 Compare B (PWM3CMPB), offset 0x11C .............................................................. 641
PWM0 Generator A Control (PWM0GENA), offset 0x060 ................................................ 642
PWM1 Generator A Control (PWM1GENA), offset 0x0A0 ................................................ 642
PWM2 Generator A Control (PWM2GENA), offset 0x0E0 ................................................ 642
PWM3 Generator A Control (PWM3GENA), offset 0x120 ................................................. 642
PWM0 Generator B Control (PWM0GENB), offset 0x064 ................................................ 645
PWM1 Generator B Control (PWM1GENB), offset 0x0A4 ................................................ 645
PWM2 Generator B Control (PWM2GENB), offset 0x0E4 ................................................ 645
PWM3 Generator B Control (PWM3GENB), offset 0x124 ................................................. 645
PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 ................................................ 648
PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 ................................................. 648
PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8 ................................................ 648
April 08, 2008
21
Preliminary