LM3S3748 Datasheet, PDF (393/753 Pages) List of Unclassifed Manufacturers – Microcontroller

LM3S3748 Microcontroller
5. Optionally, configure the uDMA channel (see “Micro Direct Memory Access (μDMA)” on page 189)
and enable the DMA option(s) in the UARTDMACTL register.
6. Enable the UART by setting the UARTEN bit in the UARTCTL register.
14.4
Register Map
Table 14-1 on page 393 lists the UART registers. The offset listed is a hexadecimal increment to the
register’s address, relative to that UART’s base address:
■ UART0: 0x4000.C000
■ UART1: 0x4000.D000
Note: The UART must be disabled (see the UARTEN bit in the UARTCTL register on page 406)
before any of the control registers are reprogrammed. When the UART is disabled during
a TX or RX operation, the current transaction is completed prior to the UART stopping.
Table 14-1. UART Register Map
Offset Name
Type
0x000 UARTDR
0x004 UARTRSR/UARTECR
0x018 UARTFR
0x020 UARTILPR
0x024 UARTIBRD
0x028 UARTFBRD
0x02C UARTLCRH
0x030 UARTCTL
0x034 UARTIFLS
0x038 UARTIM
0x03C UARTRIS
0x040 UARTMIS
0x044 UARTICR
0x048 UARTDMACTL
0xFD0 UARTPeriphID4
0xFD4 UARTPeriphID5
0xFD8 UARTPeriphID6
0xFDC UARTPeriphID7
0xFE0 UARTPeriphID0
0xFE4 UARTPeriphID1
0xFE8 UARTPeriphID2
R/W
R/W
RO
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
W1C
R/W
RO
RO
RO
RO
RO
RO
RO
Reset
0x0000.0000
0x0000.0000
0x0000.0090
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0300
0x0000.0012
0x0000.0000
0x0000.000F
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0011
0x0000.0000
0x0000.0018
Description
UART Data
UART Receive Status/Error Clear
UART Flag
UART IrDA Low-Power Register
UART Integer Baud-Rate Divisor
UART Fractional Baud-Rate Divisor
UART Line Control
UART Control
UART Interrupt FIFO Level Select
UART Interrupt Mask
UART Raw Interrupt Status
UART Masked Interrupt Status
UART Interrupt Clear
UART DMA Control
UART Peripheral Identification 4
UART Peripheral Identification 5
UART Peripheral Identification 6
UART Peripheral Identification 7
UART Peripheral Identification 0
UART Peripheral Identification 1
UART Peripheral Identification 2
See
page
395
397
399
401
402
403
404
406
408
410
412
413
414
416
417
418
419
420
421
422
423
April 08, 2008
393
Preliminary