DS031 Datasheet, PDF (61/318 Pages) Xilinx, Inc – Summary of Features

R
Virtex-II Platform FPGAs: DC and Switching Characteristics
IOB Output Switching Characteristics
Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust
the delays with the values shown in IOB Output Switching Characteristics Standard Adjustments, page 14.
Table 16: IOB Output Switching Characteristics
Description
Propagation Delays
O input to Pad
O input to Pad via transparent latch
3-State Delays
T input to Pad high-impedance⁽¹⁾
T input to valid data on Pad
T input to Pad high-impedance via transparent latch⁽¹⁾
T input to valid data on Pad via transparent latch
GTS to Pad high impedance⁽¹⁾
Sequential Delays
Clock CLK to Pad
Clock CLK to Pad high-impedance (synchronous)⁽¹⁾
Clock CLK to valid data on Pad (synchronous)
Setup and Hold Times Before/After Clock CLK
O input
OCE input
SR input (OFF)
3–State Setup Times, T input
3–State Setup Times, TCE input
3–State Setup Times, SR input (TFF)
Set/Reset Delays
Minimum Pulse Width, SR input (asynchronous)
SR input to Pad (asynchronous)
SR input to Pad high-impedance (asynchronous)⁽¹⁾
SR input to valid data on Pad (asynchronous)
GSR to Pad
Notes:
1. The 3-state turn-off delays should not be adjusted.
Symbol
T_IOOP
T_IOOLP
T_IOTHZ
T_IOTP
T_IOTLPHZ
T_IOTLPON
T_GTS
T_IOCKP
T_IOCKHZ
T_IOCKON
T_IOOCK/T_IOCKO
T_IOOCECK/T_IOCKOCE
T_IOSRCKO/T_IOCKOSR
T_IOTCK/T_IOCKT
T_IOTCECK/T_IOCKTCE
T_IOSRCKT/T_IOCKTSR
T_RPW
T_IOSRP
T_IOSRHZ
T_IOSRON
T_IOGSRQ
Speed Grade
-6
-5
-4
Units
1.43
1.51
1.74
ns, Max
1.72
1.83
2.11
ns, Max
0.51
0.56
0.64
ns, Max
1.38
1.45
1.67
ns, Max
0.80
0.88
1.01
ns, Max
1.67
1.77
2.04
ns, Max
4.73
5.20
5.98
ns, Max
1.76
1.87
2.15
ns, Max
0.95
1.04
1.20
ns, Max
1.82
1.94
2.22
ns, Max
0.31/–0.08 0.34/–0.09 0.39/–0.11 ns, Min
0.19/–0.06 0.21/–0.07 0.24/–0.08 ns, Min
0.27/–0.05 0.30/–0.06 0.34/–0.07 ns, Min
0.28/–0.06 0.31/–0.07 0.35/–0.08 ns, Min
0.19/–0.06 0.21/–0.07 0.24/–0.08 ns, Min
0.27/–0.05 0.30/–0.06 0.34/–0.07 ns, Min
0.61
0.67
0.77
ns, Min
2.41
2.59
2.98
ns, Max
1.52
1.67
1.92
ns, Max
2.39
2.56
2.95
ns, Max
5.44
5.98
6.88
ns, Max
DS031-3 (v3.5) November 5, 2007
Product Specification
www.xilinx.com
Module 3 of 4
13