English
Language : 

TCC76 Datasheet, PDF (64/259 Pages) List of Unclassifed Manufacturers – 32-bit RISC Microprocessor For Digital Media Player
TCC76x
Specification Rev. 0.07
32-bit RISC Microprocessor for Digital Media Player
February 23, 2005
ADDRESS & REGISTER MAP
Name
CPCR
656FCR1
656FCR2
IICR1
IICR2
CDCR1
CDCR2
CDCR3
CDCR4
FIFOSTATE
CIRQ
ICCTRL
Table 2.15 CIF Register Map (Base Address = 0x80000B00)
Address Type
Reset Description
0x00
W
0x00000402 Color/Pattern Configuration Register
0x04
W 0x06FF0000 CCIR656 Configuration Register 1
0x08
W 0x0000010B CCIR656 Configuration Register 2
0x0C
W 0x028001E0 Input Image Configuration Register 1
0x10
W
0x00000000 Input Image Configuration Register 2
0x14
W
0x00000003 CIF DMA Configuration Register
0x18
W
0x20000000 Memory Address for Y Channel
0x1C
W
0x28000000 Memory Address for Cb(U) Channel
0x20
W 0x2C000000 Memory Address for Cr(V) Channel
0x24
R
0x00000000 FIFO Status Register
0x28
W/R 0x00000000 Interrupt & CIF Operating Register
0x2C
W
0x00000000 Image Clock Control
Table 2.16 DMA Controller Register Map (Base = 0x80000E00)
Name
Address Type
Reset Description
C
ST_SADR0
H
SPARAM0
A C_SADR0
N
ST_DADR0
N
DPARAM0
E
C_DADR0
L
HCOUNT0
0
CHCTRL0
0x00
0x04/0x08
0x0C
0x10
0x14/0x18
0x1C
0x20
0x24
R/W
-
Start Address of Source Block
R/W
-
Parameter of Source Block
R
-
Current Address of Source Block
R/W
-
Start Address of Destination Block
R/W
-
Parameter of Destination Block
R
-
Current Address of Destination Block
R/W
0x00000000 Initial and Current Hop count
R/W
0x00000000 Channel Control Register
CHCONFIG
0x2C
R/W
-
Channel Configuration Register
C
ST_SADR1
0x30
R/W
H
SPARAM1
0x34/0x38
R/W
-
Start Address of Source Block
-
Parameter of Source Block
A C_SADR1
0x3C
R
-
Current Address of Source Block
N
ST_DADR1
N
DPARAM1
E
C_DADR1
L
HCOUNT1
1
CHCTRL1
0x40
0x44/0x48
0x4C
0x50
0x54
R/W
-
Start Address of Destination Block
R/W
-
Parameter of Destination Block
R
-
Current Address of Destination Block
R/W
0x00000000 Initial and Current Hop count
R/W
0x00000000 Channel Control Register
Preliminary
2-10