English
Language : 

TCC76 Datasheet, PDF (26/259 Pages) List of Unclassifed Manufacturers – 32-bit RISC Microprocessor For Digital Media Player
TCC76x
Specification Rev. 0.07
32-bit RISC Microprocessor for Digital Media Player
February 23, 2005
INTRODUCTION
1.4.3 TCC763 / TCC764 Pin Description
Signal Name
SD_CKE
SD_CLK
SD_nCS
XA[21:20]
XA[19:18]
XA[17]
XA[16]
XA[15]
XA[14]
XA[13]
XA[12:0]
XD[15:0],
NCS[3]
NCS[2]
NCS[1]
NCS[0]
ND_nWE
nWE
nOE
READY
FCSN
USB_DP
USB_DN
USBH_DP
USBH_DN
UT_TX
UT_RX
Shared Signal
GPIO_B[0]
GPO
SD_nCLK / GPIO_B[1]
DQM[0:1]
DQS[1:0]
ND_CLE
SD_nRAS / ND_ALE
SD_nCAS
SD_BA[1]
SD_BA[0]
ND_nOE[3] / GPIO_B[5]
ND_nOE[2] / GPIO_B[4]
ND_nOE[1] / GPIO_B[3]
ND_nOE[0] / GPIO_B[2]
GPIO_B[7]
GPIO_B[26]
GPIO_B[27]
GPIO_B[28]
GPIO_B[29]
GPIO_B[8] / SD_nCS
GPIO_B[9] / IDE_nCS1
Ball
J8
L5
L6
L4,K4
K3,L2
L3
G3
M3
M2
M1
J4, K2
M4, J1
H4, H5
H1, G6
H2, G5
G4, G7
G8
A3, F4
E2, E5
D8, F7
E1, F6
E3, D4
C2, B1
A7, B2
A10, F8
H6
J6
K6
J5
L10
M5
H7
J11
A12
L7
K8
L8
M9
M10
L9
Table 1.5 TCC763 / TCC764 Pin Description
Type Description – TCC763/ TCC764
External Memory Interface Pins
I/O SDRAM Clock Enable signal. Active high. / GPIO_B[0]
SDRAM Clock / GPO. SD_CLK can be used as a general
I/O purpose output. Refer to section “MEMORY CONTROLLER”.
(MCFG register Bit[3] and Bit[1])
Chip select signal for SDRAM, Active low / Inverted SD_CLK for
I/O
DDR SDRAM / GPIO_B[1]
I/O External Bus Address Bit [21:20] / Data I/O Mask 0, 1
I/O External Bus Address Bit [19:18] / DDR SDRAM Data Strobe [1:0]
I/O External Bus Address Bit [17] / CLE for NAND Flash
External Bus Address Bit [16] / SDRAM RAS signal / ALE
I/O
for NAND Flash
I/O External Bus Address Bit [15] / SDRAM CAS signal
I/O External Bus Address Bit [14] / SDRAM Bank Address 1
I/O External Bus Address Bit [13] / SDRAM Bank Address 0.
I/O External Bus Address Bits [12:0]
I/O External Bus Data Bit [15:0]
I/O
I/O External Bus Chip Select [3:0] / NAND Flash Output Enable
I/O [3:0] / GPIO_B[5:2]
I/O
I/O NAND flash WE. Active low. / GPIO_B[7]
I/O Static Memory Write Enable signal. Active low.
I/O Static Memory Output Enable signal. Active low.
I Ready information from external device.
I NOR Flash Chip Select. Should be connected to nCS[3].
USB/UART/IrDA Interface Pins
I/O USB Function D+ signal / GPIO_B[26]
I/O USB Function D- signal / GPIO_B[27]
I/O USB Host D+ signal / GPIO_B[28]
I/O USB Host D- signal / GPIO_B[29]
UART or IrDA TX data / GPIO_B[8] / DDR SDRAM Chip
I/O
Select
I/O UART or IrDA RX data / GPIO_B[9] / IDE Chip Select 1
Audio Interface Pins
Preliminary
1-16