TCC76 Datasheet, PDF (166/259 Pages) List of Unclassifed Manufacturers – 32-bit RISC Microprocessor For Digital Media Player

TCC76x
Specification Rev. 0.07
32-bit RISC Microprocessor for Digital Media Player
February 23, 2005
DMA CONTROLLER
EREQ
Transefer IDLE
1HOP
WAIT
1HOP
WAIT
< SINGLE TRANSFER with edge-triggered >
1HOP
WAIT
EREQ
Transefer IDLE
1HOP
WAIT
1HOP
WAIT
1HOP
WAIT
< SINGLE TRANSFER with Level Sensitive >
1HOP
WAIT
Transefer IDLE
1HOP
WAIT
1HOP
WAIT
1HOP
WAIT
< S(H)W TRANSFER with ARBitration >
1HOP
WAIT
1HOP
Transefer IDLE
1HOP
1HOP
1HOP
1HOP
1HOP
1HOP
1HOP
< S(H)W TRANSFER with Burst >
Figure 13.3 The Example Of Various Types of Transfer.
BSIZE [7:6]
0
1
2, 3
Burst Size
1 Burst transfer consists of 1 read or write cycle.
1 Burst transfer consists of 2 read or write cycles
1 Burst transfer consists of 4 read or write cycles
WSIZE [5:4]
0
1
2, 3
Word Size
Each cycle read or write 8bit data
Each cycle read or write 16bit data
Each cycle read or write 32bit data
FLAG [3]
1
1
Type
DMA Done Flag
R Represents that all hop of transfers are fulfilled.
W Clears FLAG to 0
It does not automatically cleared by another transfer starts, so before starting any other DMA
transfer, user must clear this flag to 0 for checking DMA status correctly.
IEN [2]
Interrupt Enable
1
At the same time the FLAG goes to 1, DMA interrupt request
is generated.
To generate IRQ or FIQ interrupt, the DMA flag of IEN register in the interrupt controller must
be set to 1 ahead.
Preliminary
13-6