English
Language : 

TCC76 Datasheet, PDF (35/259 Pages) List of Unclassifed Manufacturers – 32-bit RISC Microprocessor For Digital Media Player
TCC76x
Specification Rev. 0.07
32-bit RISC Microprocessor for Digital Media Player
February 23, 2005
INTRODUCTION
Signal Name Shared Signal
TESTIRQ
GPIO_A[12]
TESTRST
GPIO_A[6]
TESTUSB
TESTIO7
TESTIO6
TESTIO5
TESTIO4
TEST_MWP
TEST_AG
TEST_SP
TESTEASL
TESTHOE
TESTHWE
TESTREG
TESTPACK
TESTIS16
TESTCE4
TESTCE3
TESTCE2
TESTFAL
TESTFCL
TESTFRD
TESTFWE
GPIO_A[5]
GPIO_A[3]
GPIO_A[2]
GPIO_A[1]
GPIO_A[0]
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO_USB
VDD_NOR
VDD_OSC
VDDI
VDDI
VDDI
VDDI
VDDI
VDDI
VDDA_ADC
VDDA_PLL
HPVDD
VDDB_CDC
VDDC_CDC
AVDD
VSSIO
VSSIO
VSSIO
VSSIO
VSSIO
VSS_NOR
VSS_CDC
VSSI
VSSI
VSSI
VSSI
VSSI
VSSI
VSSA_ADC
VSSA_PLL
Ball
E6
A7
F9
D9
E10
E11
M4
T7
A9
A10
A11
T4
R9
J12
B9
B11
N16
T1
T3
N14
N15
R16
P16
E8
H3
M6
K16
M12
F6
L13
G12
F7
M7
E4
C9
K2
H13
K12
J15
T6
R4
A5
E12
N13
E5
M2
K5
C3
R1
D7
D8
F4
F13
M10
K4
G16
H14
Type Description – TCC766
I/O
Active high Interrupt Request. This pin is internally connected
to the USB2.0 module. Pull-down for normal operation.
I/O
Active low hardware reset for the internal USB2.0 module. Pull-
down for normal operation.
I/O
IDE / USB Mode Selection signal. Pull-up for normal operation.
(1: IDE Mode, 0:USB Mode)
I/O Reserved for Chip Test. Internal pull-up active.
I/O Reserved for Chip Test. Internal pull-up active.
I/O Reserved for Chip Test. Internal pull-up active.
I/O Reserved for Chip Test. Internal pull-up active.
I/O Reserved for Chip Test. Pull-up for normal operation.
I/O Reserved for Chip Test. Pull-down for normal operation.
I/O Reserved for Chip Test. Pull-down for normal operation.
I Reserved for Chip Test. Pull-down for normal operation.
I/O Reserved for Chip Test. Pull-down for normal operation.
I/O R eserved for Chip Test. Pull-up for normal operation.
I/O R eserved for Chip Test. Pull-up for normal operation.
I/O Reserved for Chip Test.
I/O Reserved for Chip Test.
I/O Reserved for Chip Test.
I/O Reserved for Chip Test.
I/O Reserved for Chip Test.
O Reserved for Chip Test.
O Reserved for Chip Test.
O Reserved for Chip Test.
O Reserved for Chip Test.
Power Pins
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
Digital Power for I/O (3.3V)
Digital Power for I/O (3.3V)
Digital Power for I/O (3.3V)
Digital Power for I/O (3.3V)
Power for USB I/O (3.3V)
Digital Power for NOR Flash. (3.3V)
Digital Power for Oscillators (1.8V)
Digital Power for Internal Core (1.8V)
Digital Power for Internal Core (1.8V)
Digital Power for Internal Core (1.8V)
Digital Power for Internal Core (1.8V)
Digital Power for Internal Core (1.8V)
Digital Power for Internal Core (1.8V)
Analog Power for ADC (3.3V)
Analog & Digital Power for PLL (1.8V)
Analog Power for Headphone Amp
Digital Buffer Power for CODEC
Core Power for CODEC
Analog Power for CODEC
Digital Ground for I/O
Digital Ground for I/O
Digital Ground for I/O
Digital Ground for I/O
Digital Ground for I/O
Digital Ground for NOR Flash
Digital Ground for CODEC
Digital Ground for Internal
Digital Ground for Internal
Digital Ground for Internal
Digital Ground for Internal
Digital Ground for Internal
Digital Ground for Internal
Analog Ground for ADC
Analog Ground for PLL
Preliminary
1-25