SH7018 Datasheet, PDF (89/431 Pages) Renesas Technology Corp – SuperH™ RISC engine

Table 6.5 Interrupt Response Time
Number of States
Item
NMI, Peripheral
Module
IRQ
Compare identified inter- 2
3
rupt priority with SR mask
level
Wait for completion of
X (≥ 0)
sequence currently being
executed by CPU
Time from start of interrupt 5 + m1 + m2 + m3
exception processing until
fetch of first instruction of
exception service routine
starts
Notes
The longest sequence is for
interrupt or address-error
exception processing (X = 4
+ m1 + m2 + m3 + m4). If an
interrupt-masking instruction
follows, however, the time
may be even longer.
Performs the PC and SR
saves and vector address
fetch.
Interrupt
response
time
Total 7 + m1 + m2 + m3
Minimum 10
Maximum 12 + 2 (m1 + m2 +
m3) + m4
9 + m1 + m2 + m3
12
13 + 2 (m1 + m2 +
m3) + m4
20 MHz operation:
0.5 to 0.6 µs
20 MHz operation:
0.95 to 1.0 µs*
Note: * When m1 = m2 = m3 = m4 = 1
m1 to m4 are the number of states needed for the following memory accesses.
m1: SR save (longword write)
m2: PC save (longword write)
m3: Vector address read (longword read)
m4: Fetch first instruction of interrupt service routine
73