SH7018 Datasheet, PDF (106/431 Pages) Renesas Technology Corp – SuperH™ RISC engine

When the wait is specified by software using WCR, the wait input WAIT signal from outside is
sampled. Figure 7.5 shows the WAIT signal sampling. The WAIT signal is sampled at the clock
rise one cycle before the clock rise when T_w state shifts to T₂ state.
T₁
T_W
T_W
T_W0
T₂
CK
Address
CSn
Read
RD
Data
Write
WRL
Data
WAIT
Figure 7.5 Wait State Timing of Ordinary Space Access (Wait States from Software Wait 2
State + WAIT Signal)
90