SH7018 Datasheet, PDF (300/431 Pages) Renesas Technology Corp – SuperH™ RISC engine

Port A Control Register L1 (PACRL1)
Bit: 15
14
13
12
11
10
9
8
— PA15MD — PA14MD —
—
— PA12MD
Initial value:
0
1
0
0
0
0
0
0
R/W: R
R/W
R
R/W
R
R
R
R/W
Bit:
Initial value:
R/W:
7
6
5
— PA11MD0 —
0
0
0
R
R/W
R
4
3
PA10MD PA9MD1
0
0
R/W
R/W
2
1
0
— PA8MD1 —
0
0
0
R
R/W
R
Bit 15—Reserved: This bit is always read as 0. The write value should always be 0.
Bit 14—PA15 Mode (PA15MD): Selects the function of the PA15/CK pin.
Bit 14: PA15MD
0
1
Description
General input/output (PA15)
Clock output (CK)
(Initial value)
Bit 13—Reserved: This bit is always read as 0. The write value should always be 0.
Bit 12—PA14 Mode (PA14MD): Selects the function of the PA14/RD pin.
Bit 12: PA14MD
0
1
Description
General input/output (PA14)
Read output (RD)
(Initial value)
Bits 11 to 9—Reserved: These bits are always read as 0. The write value should always be 0.
Bit 8—PA12 Mode (PA12MD): Selects the function of the PA12/WRL pin.
Bit 8: PA12MD
0
1
Description
General input/output (PA12)
Chip select output (WRL)
(Initial value)
Bit 7—Reserved: These bits are always read as 0. The write value should always be 0.
284