|
SH7108 Datasheet, PDF (155/560 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer | |||
|
◁ |
⢠Timer general register A_2 (TGRA_2)
⢠Timer general register B_2 (TGRB_2)
Channel 3
⢠Timer control register_3 (TCR_3)
⢠Timer mode register_3 (TMDR_3)
⢠Timer I/O control register H_3 (TIORH_3)
⢠Timer I/O control register L_3 (TIORL_3)
⢠Timer interrupt enable register_3 (TIER_3)
⢠Timer status register_3 (TSR_3)
⢠Timer counter_3 (TCNT_3)
⢠Timer general register A_3 (TGRA_3)
⢠Timer general register B_3 (TGRB_3)
⢠Timer general register C_3 (TGRC_3)
⢠Timer general register D_3 (TGRD_3)
Channel 4
⢠Timer control register_4 (TCR_4)
⢠Timer mode register_4 (TMDR_4)
⢠Timer I/O control register H_4 (TIORH_4)
⢠Timer I/O control register L_4 (TIORL_4)
⢠Timer interrupt enable register_4 (TIER_4)
⢠Timer status register_4 (TSR_4)
⢠Timer counter_4 (TCNT_4)
⢠Timer general register A_4 (TGRA_4)
⢠Timer general register B_4 (TGRB_4)
⢠Timer general register C_4 (TGRC_4)
⢠Timer general register D_4 (TGRD_4)
Common registers
⢠Timer start register (TSTR)
⢠Timer synchro register (TSYR)
Common registers for timers 3 and 4
⢠Timer output master enable register (TOER)
⢠Timer output control enable register (TOCR)
Section 8 Multifunction Timer Pulse Unit (MTU)
Rev.1.00 Sep. 18, 2008 Page 121 of 522
REJ09B0069-0100
|
▷ |