|
MC68HC08AZ60A Datasheet, PDF (274/480 Pages) Motorola, Inc – Microcontrollers | |||
|
◁ |
Serial Peripheral Interface (SPI)
17.13.1 SPI Control Register (SPCR)
The SPI control register does the following:
⢠Enables SPI module interrupt requests
⢠Selects CPU interrupt requests
⢠Configures the SPI module as master or slave
⢠Selects serial clock polarity and phase
⢠Configures the SPSCK, MOSI, and MISO pins as open-drain
outputs
⢠Enables the SPI module
Bit 7
6
5
4
3
2
1
SPCR
Read:
SPRIE
R
SPMSTR CPOL CPHA SPWOM SPE
Write:
Reset: 0
0
1
0
1
0
0
R
= Reserved
Figure 17-12. SPI Control Register (SPCR)
Bit 0
SPTIE
0
SPRIE â SPI Receiver Interrupt Enable
This read/write bit enables CPU interrupt requests generated by the
SPRF bit. The SPRF bit is set when a byte transfers from the shift
register to the receive data register. Reset clears the SPRIE bit.
1 = SPRF CPU interrupt requests enabled
0 = SPRF CPU interrupt requests disabled
SPMSTR â SPI Master
This read/write bit selects master mode operation or slave mode
operation. Reset sets the SPMSTR bit.
1 = Master mode
0 = Slave mode
Advance Information
274
Serial Peripheral Interface (SPI)
MC68HC08AZ60A â Rev 0.0
MOTOROLA
|
▷ |