|
MC68HC08AZ60A Datasheet, PDF (172/480 Pages) Motorola, Inc – Microcontrollers | |||
|
◁ |
Break Module
⢠Software-generated break interrupts
⢠COP disabling during break interrupts
11.4 Functional Description
When the internal address bus matches the value written in the break
address registers, the break module issues a breakpoint signal (BKPT)
to the SIM. The SIM then causes the CPU to load the instruction register
with a software interrupt instruction (SWI) after completion of the current
CPU instruction. The program counter vectors to $FFFC and $FFFD
($FEFC and $FEFD in monitor mode).
The following events can cause a break interrupt to occur:
⢠A CPU-generated address (the address in the program counter)
matches the contents of the break address registers.
⢠Software writes a â1â to the BRKA bit in the break status and
control register (BRKSCR).
When a CPU-generated address matches the contents of the break
address registers, the break interrupt begins after the CPU completes its
current instruction. A return from interrupt instruction (RTI) in the break
routine ends the break interrupt and returns the MCU to normal
operation. Figure 11-1 shows the structure of the break module.
Advance Information
172
Break Module
MC68HC08AZ60A â Rev 0.0
MOTOROLA
|
▷ |