MC68HC08AZ60A Datasheet, PDF (152/480 Pages) Motorola, Inc – Microcontrollers

Clock Generator Module (CGM)
9.5.4 Analog Power Pin (V_DDA)
V_DDA is a power pin used by the analog portions of the PLL. Connect the
V_DDA pin to the same voltage potential as the V_DD pin.
NOTE: Route V_DDA carefully for maximum noise immunity and place bypass
capacitors as close as possible to the package.
9.5.5 Oscillator Enable Signal (SIMOSCEN)
The SIMOSCEN signal enables the oscillator and PLL.
9.5.6 Crystal Output Frequency Signal (CGMXCLK)
CGMXCLK is the crystal oscillator output signal. It runs at the full speed
of the crystal (f_CGMXCLK) and comes directly from the crystal oscillator
circuit. Figure 9-3 shows only the logical relation of CGMXCLK to OSC1
and OSC2 and may not represent the actual circuitry. The duty cycle of
CGMXCLK is unknown and may depend on the crystal and other
external factors. Also, the frequency and amplitude of CGMXCLK can be
unstable at startup.
9.5.7 CGM Base Clock Output (CGMOUT)
CGMOUT is the clock output of the CGM. This signal is used to generate
the MCU clocks. CGMOUT is a 50% duty cycle clock running at twice the
bus frequency. CGMOUT is software programmable to be either the
oscillator output, CGMXCLK, divided by two or the VCO clock,
CGMVCLK, divided by two.
9.5.8 CGM CPU Interrupt (CGMINT)
CGMINT is the CPU interrupt signal generated by the PLL lock detector.
Advance Information
152
Clock Generator Module (CGM)
MC68HC08AZ60A — Rev 0.0
MOTOROLA