XC3S50 Datasheet, PDF (88/192 Pages) Xilinx, Inc – Revolutionary 90-nanometer process technology

0105
R
Spartan-3 FPGA Family:
Pinout Descriptions
DS099-4 (v1.5) July 13, 2004
0 0 _{Product Specification}
Introduction
This data sheet module describes the various pins on a
Spartan™-3 FPGA and how they connect to the supported
component packages.
• The Pin Types section categorizes all of the FPGA
pins by their function type.
• The Pin Definitions section provides a top-level
description for each pin on the device.
• The Detailed, Functional Pin Descriptions section
offers significantly more detail about each pin,
especially for the dual- or special-function pins used
during device configuration.
• Some pins have associated optional behavior,
controlled by settings in the configuration bitstream.
These options are described in the Bitstream Options
section.
• The Package Overview section describes the various
packaging options available for Spartan-3 FPGAs.
Detailed pin list tables and footprint diagrams are
provided for each package solution.
Pin Descriptions
Pin Types
A majority of the pins on a Spartan-3 FPGA are gen-
eral-purpose, user-defined I/O pins. There are, however, up
to 12 different functional types of pins on Spartan-3 pack-
ages, as outlined in Table 1. In the package footprint draw-
ings that follow, the individual pins are color-coded
according to pin type as in the table.
Table 1: Types of Pins on Spartan-3 FPGAs
Type/
Color
Code
Description
Pin Name(s) in Type
I/O
Unrestricted, general-purpose user-I/O pin. Most pins can be IO,
paired together to form differential I/Os.
IO_Lxxy_#
DUAL
Dual-purpose pin used in some configuration modes during the
configuration process and then usually available as a user I/O
after configuration. If the pin is not used during configuration, this
pin behaves as an I/O-type pin. There are 12 dual-purpose
configuration pins on every package.
IO_Lxxy_#/DIN/D0, IO_Lxxy_#/D1,
IO_Lxxy_#/D2, IO_Lxxy_#/D3,
IO_Lxxy_#/D4, IO_Lxxy_#/D5,
IO_Lxxy_#/D6, IO_Lxxy_#/D7,
IO_Lxxy_#/CS_B, IO_Lxxy_#/RDWR_B,
IO_Lxxy_#/BUSY/DOUT,
IO_Lxxy_#/INIT_B
CONFIG Dedicated configuration pin. Not available as a user-I/O pin.
Every package has seven dedicated configuration pins. These
pins are powered by VCCAUX.
CCLK, DONE, M2, M1, M0, PROG_B,
HSWAP_EN
JTAG
Dedicated JTAG pin. Not available as a user-I/O pin. Every
TDI, TMS, TCK, TDO
package has four dedicated JTAG pins. These pins are powered
by VCCAUX.
DCI Dual-purpose pin that is either a user-I/O pin or used to calibrate IO/VRN_#
output buffer impedance for a specific bank using Digital
IO_Lxxy_#/VRN_#
Controlled Impedance (DCI). There are two DCI pins per I/O IO/VRP_#
bank.
IO_Lxxy_#/VRP_#
VREF
Dual-purpose pin that is either a user-I/O pin or, along with all
other VREF pins in the same bank, provides a reference voltage
input for certain I/O standards. If used for a reference voltage
within a bank, all VREF pins within the bank must be connected.
IO/VREF_#
IO_Lxxy_#/VREF_#
© 2003-2004 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS099-4 (v1.5) July 13, 2004
www.xilinx.com
1
Preliminary Product Specification
1-800-255-7778