1N4007 Datasheet, PDF (75/236 Pages) Naina Semiconductor ltd. – General Purpose Rectifier 1.0A

www.ti.com
TMS320C6652, TMS320C6654
SPRS841D – MARCH 2012 – REVISED JUNE 2016
6.3.1.2 IO-Before-Core Power Sequencing
The timing diagram for IO-before-core power sequencing is shown in Figure 6-2 and defined in Table 6-3.
NOTE
TI recommends a maximum of 100 ms between one power rail being valid, and the next
power rail in the sequence starting to ramp.
POR
RESETFULL
Power Stabilization Phase Device Initialization Phase
5
GPIO Config
Bits
2a
RESET
3c
2b
CVDD
6
3a
CVDD1
1
DVDD18
DVDD15
SYSCLK1P&N
4
3b
7
8
9
10
DDRCLKP&N
RESETSTAT
Figure 6-2. IO-Before-Core Power Sequencing
Copyright © 2012–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TMS320C6652 TMS320C6654
Detailed Description
75