English
Language : 

1N4007 Datasheet, PDF (51/236 Pages) Naina Semiconductor ltd. – General Purpose Rectifier 1.0A
www.ti.com
TMS320C6652, TMS320C6654
SPRS841D – MARCH 2012 – REVISED JUNE 2016
Table 5-10. I2C Switching Characteristics(1)
(See Figure 5-10.)
STANDARD MODE
FAST MODE
NO.
PARAMETER
MIN
MAX
MIN
MAX UNIT
16 tc(SCL)
Cycle time, SCL
10
17
tsu(SCLH-SDAL)
Setup time, SCL high to SDA low (for a repeated Start
condition)
4.7
2.5
ms
0.6
ms
18 th(SDAL-SCLL)
Hold time, SDA low after SCL low (for a Start and a
repeated Start condition)
4
0.6
ms
19 tw(SCLL)
Pulse duration, SCL low
20 tw(SCLH)
Pulse duration, SCL high
21 td(SDAV-SDLH) Delay time, SDA valid to SCL high
22 tv(SDLL-SDAV) Valid time, SDA valid after SCL low (for I2C bus devices)
23 tw(SDAH)
Pulse duration, SDA high between Stop and Start
conditions
24 tr(SDA)
Rise time, SDA
25 tr(SCL)
Rise time, SCL
26 tf(SDA)
Fall time, SDA
27 tf(SCL)
Fall time, SCL
28 td(SCLH-SDAH) Delay time, SCL high to SDA high (for Stop condition)
29 Cp
Capacitance for each I2C pin
4.7
1.3
ms
4
0.6
ms
250
100
ns
0
0
0.9 ms
4.7
1.3
ms
1000
1000
300
300
20 + 0.1Cb(1)
20 + 0.1Cb(1)
20 + 0.1Cb(1)
20 + 0.1Cb(1)
300 ns
300 ns
300 ns
300 ns
4
0.6
ms
10
10 pF
(1) Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.
SDA
SCL
26
23
19
25
16
18
21
20
27
22
18
17
24
28
Stop
Start
Repeated
Start
Stop
Figure 5-10. I2C Transmit Timings
Copyright © 2012–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TMS320C6652 TMS320C6654
Specifications
51