1N4007 Datasheet, PDF (205/236 Pages) Naina Semiconductor ltd. – General Purpose Rectifier 1.0A

www.ti.com
TMS320C6652, TMS320C6654
SPRS841D – MARCH 2012 – REVISED JUNE 2016
8.3.12 IPC Generation (IPCGRx) Registers
IPCGRx are the IPC interrupt generation registers to facilitate inter CorePac interrupts.
The C6654 and C6652 have only IPCGR0. This register can be used by external hosts to generate
interrupts to the CorePac. A write of 1 to the IPCG field of the IPCGRx register will generate an interrupt
pulse to the CorePac.
This register also provides a Source ID facility by which up to 28 different sources of interrupts can be
identified. Allocation of source bits to source processor and meaning is entirely based on software
convention. The register field descriptions are given in the following tables. Virtually anything can be a
source for these registers as this is completely controlled by software. Any master that has access to
BOOTCFG module space can write to these registers. The IPC Generation Register is shown in Figure 8-
11 and described in Table 8-13.
Figure 8-11. IPC Generation Registers (IPCGRx)
31
30
29
28
27
8
SRCS SRCS SRCS SRCS
27
26
25
24
SRCS23 – SRCS4
RW +0 RW +0 RW +0 RW +0
RW +0 (per bit field)
Legend: R = Read only; RW = Read/Write; -n = value after reset
7
6
5
4
SRCS3 SRCS2 SRCS1 SRCS0
RW +0 RW +0 RW +0 RW +0
3
1
Reserved
R, +000
0
IPCG
RW +0
BIT
31-4
FIELD
SRCSx
3-1 Reserved
0
IPCG
Table 8-13. IPC Generation Registers (IPCGRx) Field Descriptions
DESCRIPTION
Interrupt source indication.
Reads return current value of internal register bit.
Writes:
• 0 = No effect
• 1 = Sets both SRCSx and the corresponding SRCCx.
Reserved
Inter-DSP interrupt generation.
Reads return 0.
Writes:
• 0 = No effect
• 1 = Creates an Inter-DSP interrupt.
Copyright © 2012–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TMS320C6652 TMS320C6654
Device Configuration 205