1N4007 Datasheet, PDF (174/236 Pages) Naina Semiconductor ltd. – General Purpose Rectifier 1.0A

TMS320C6652, TMS320C6654
SPRS841D – MARCH 2012 – REVISED JUNE 2016
www.ti.com
6.24.3 Boot Parameter Table
The ROM Bootloader (RBL) is guided by the boot parameter table to carry out the boot process. The boot
parameter table is the most common format the RBL employs to determine the boot flow. These boot
parameter tables have certain parameters common across all the boot modes, while the rest of the
parameters are unique to the boot modes. Table 6-73 lists the common entries in the boot parameter
table.
Byte Offset
0
2
4
6
8
10
Table 6-73. Boot Parameter Table Common Values
Name
Length
Checksum
Boot Mode
Port Num
PLL config, MSW
PLL config, LSW
Description
The length of this table, including this length field, in bytes.
Identifies the device port number to boot from, if applicable. The value 0xFFFF
indicates that all ports are configured (Ethernet).
See Table 6-74
Identifies the device port number to boot from, if applicable. The value 0xFFFF
indicates that all ports are configured (Ethernet).
PLL configuration, MSW (see Figure 6-37)
PLL configuration, LSW
Value
10
20
30
40
41
42
50
70
80
81
100
110
Table 6-74. Boot Parameter Table Boot Mode Field
Boot Mode
Ethernet (boot table) (C6654 only)
Rapid I/O
PCIe (C6654 only)
I2C Master
I2C Slave
I2C Master Write
SPI
EMIF16
NAND
NAND I2C
SLEEP, no PLL configuration
UART
Figure 6-37. Boot Parameter PLL Configuration Field
31
30
29
PLL Config Ctl
Field
PLL Config Ctl
Predivider
Multiplier
Post-divider
Value
0b00
0b01
0b10
0b11
0-255
0-16383
0-255
PLL Multiplier
16
15
8
PLL Predivider
7
0
PLL Post-Divider
Table 6-75. PLL Configuration Field Description
Description
PLL is not configured
PLL is configured only if it is currently disabled or in bypass
PLL is configured only if it is currently disabled or in bypass
PLL is disabled and put into bypass
Input clock division. The value 0 is treated as predivide by 1
Multiplier. The value 0 is treated as multiply by 1
PLL output division. The value 0 is treated as post divide by 1
174 Detailed Description
Copyright © 2012–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TMS320C6652 TMS320C6654