1N4007 Datasheet, PDF (203/236 Pages) Naina Semiconductor ltd. – General Purpose Rectifier 1.0A

www.ti.com
TMS320C6652, TMS320C6654
SPRS841D – MARCH 2012 – REVISED JUNE 2016
8.3.10 Power State Control (PWRSTATECTL) Register
The PWRSTATECTL register is controlled by the software to indicate the power-saving mode. ROM code
reads this register to differentiate between the various power saving modes. This register is cleared only
by POR and will survive all other device resets. See the Hardware Design Guide for KeyStone Devices for
more information. The Power State Control Register is shown in Figure 8-9 and described in Table 8-11.
Figure 8-9. Power State Control Register (PWRSTATECTL)
31
GENERAL_PURPOSE
RW, +0000 0000 0000 0000 0000 0000 0000 0
Legend: RW = Read/Write; -n = value after reset
3
2
1
HIBERNATION
_MODE
HIBERNATION
RW,+0
RW,+0
0
STANDBY
RW,+0
Table 8-11. Power State Control Register (PWRSTATECTL) Field Descriptions
BIT
31-3
FIELD
GENERAL_PURPOSE
2
HIBERNATION_MODE
1
HIBERNATION
0
STANDBY
DESCRIPTION
Used to provide a start address for execution out of the hibernation modes. See the Bootloader for the
C66x DSP User's Guide.
Indicates whether the device is in hibernation mode 1 or mode 2.
• 0 = Hibernation mode 1
• 1 = Hibernation mode 2
Indicates whether the device is in hibernation mode or not.
• 0 = Not in hibernation mode
• 1 = Hibernation mode
Indicates whether the device is in standby mode or not.
• 0 = Not in standby mode
• 1 = Standby mode
Copyright © 2012–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TMS320C6652 TMS320C6654
Device Configuration 203