English
Language : 

C8051F02X Datasheet, PDF (34/272 Pages) Silicon Laboratories – 8K ISP FLASH MCU Family
C8051F020/1/2/3
Name
AIN0.0
AIN0.1
AIN0.2
AIN0.3
AIN0.4
AIN0.5
AIN0.6
AIN0.7
CP0+
CP0-
CP1+
CP1-
DAC0
DAC1
P0.0
P0.1
P0.2
P0.3
P0.4
ALE/P0.5
Table 4.1. Pin Definitions
Pin Numbers
F020 F021 Type Description
F022 F023
18
9 A In ADC0 Input Channel 0 (See ADC0 Specification for complete
description).
19 10 A In ADC0 Input Channel 1 (See ADC0 Specification for complete
description).
20
11 A In ADC0 Input Channel 2 (See ADC0 Specification for complete
description).
21 12 A In ADC0 Input Channel 3 (See ADC0 Specification for complete
description).
22 13 A In ADC0 Input Channel 4 (See ADC0 Specification for complete
description).
23 14 A In ADC0 Input Channel 5 (See ADC0 Specification for complete
description).
24 15 A In ADC0 Input Channel 6 (See ADC0 Specification for complete
description).
25 16 A In ADC0 Input Channel 7 (See ADC0 Specification for complete
description).
9
4 A In Comparator 0 Non-Inverting Input.
8
3 A In Comparator 0 Inverting Input.
7
2 A In Comparator 1 Non-Inverting Input.
6
1 A In Comparator 1 Inverting Input.
100 64 A Out Digital to Analog Converter 0 Voltage Output. (See DAC Specifica-
tion for complete description).
99 63 A Out Digital to Analog Converter 1 Voltage Output. (See DAC Specifica-
tion for complete description).
62 55 D I/O Port 0.0. See Port Input/Output section for complete description.
61 54 D I/O Port 0.1. See Port Input/Output section for complete description.
60 53 D I/O Port 0.2. See Port Input/Output section for complete description.
59 52 D I/O Port 0.3. See Port Input/Output section for complete description.
58 51 D I/O Port 0.4. See Port Input/Output section for complete description.
57 50 D I/O ALE Strobe for External Memory Address bus (multiplexed mode)
Port 0.5
See Port Input/Output section for complete description.
34
Rev. 1.4