C8051F02X Datasheet, PDF (224/272 Pages) Silicon Laboratories – 8K ISP FLASH MCU Family

C8051F020/1/2/3
Figure 21.9. SBUF1: UART1 Data Buffer Register
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset Value
00000000
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0 SFR Address:
0xF2
Bits7-0:
SBUF1.[7:0]: UART1 Buffer Bits 7-0 (MSB-LSB)
This SFR accesses two registers; a transmit shift register and a receive latch register. When data is
written to SBUF1, it goes to the transmit shift register and is held for serial transmission. Writing a
byte to SBUF1 is what initiates the transmission. A read of SBUF1 returns the contents of the receive
latch.
Figure 21.10. SADDR1: UART1 Slave Address Register
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset Value
00000000
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0 SFR Address:
0xF3
Bits7-0:
SADDR1.[7:0]: UART1 Slave Address
The contents of this register are used to define the UART1 slave address. Register SADEN1 is a bit
mask to determine which bits of SADDR1 are checked against a received address: corresponding bits
set to logic 1 in SADEN1 are checked; corresponding bits set to logic 0 are “don’t cares”.
Figure 21.11. SADEN1: UART1 Slave Address Enable Register
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset Value
00000000
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0 SFR Address:
0xAE
Bits7-0:
SADEN1.[7:0]: UART1 Slave Address Enable
Bits in this register enable corresponding bits in register SADDR1 to determine the UART1 slave
address.
0: Corresponding bit in SADDR1 is a “don’t care”.
1: Corresponding bit in SADDR1 is checked against a received address.
224
Rev. 1.4