W90P710_05 Datasheet, PDF (243/526 Pages) Winbond – 16/32-bit ARM microcontroller

W90P710
31
23
15
7
Reserved
30
22
14
6
ERRINT
29
21
13
5
DRdINT
28
27
Reserved
20
19
Reserved
12
11
Reserved
4
3
DWrINT SDHINT
26
18
10
2
Reserved
25
17
9
1
Reserved
24
16
8
0
SDIOGINT
BITS
[31:7]
[6]
Reserved
ERRINT
[5]
DRdINT
[4]
DWrINT
[3]
SDHIINT
[0]
SDIOGINT
DESCRIPTIONS
-
Bus Error Interrupt Status
DMA Read Interrupt Status
This bit indicates the DMA read transfer (from external SDRAM to
internal buffer) has finished.
1’b0: No DMA read transfer completion
1’b1: DMA read transfer completed
DMA Write Interrupt Status
This bit indicates the DMA write transfer (from internal buffer to external
SDRAM) has finished.
1’b0: No DMA write transfer completion
1’b1: DMA write transfer completed
Secure Digital Host Controller Interface Interrupt Status
This bit indicates there is an interrupt status from Secure Digital host
controller.
1’b0: No interrupt status from Secure Digital host controller interface.
1’b1: There is an interrupt status from Secure Digital host controller
Interface
SDIO Host Global Interrupt Status
This bit is the wired-OR of SDHINT, DWrINT and DRdINT.
1’b0: No SDIO host controller interrupt notification
1’b1: There is an SDIO host controller interrupt status
- 243 -
Publication Release Date: January 17, 2005
Revision A.2