M16C6K9 Datasheet, PDF (60/292 Pages) Renesas Technology Corp – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

M16C/6K9 Group
Interrupt
________
NMI Interrupt
______
NMI Interrupt
______
______
______
An NMI interrupt is generated when the input to the P85/NMI pin changes from “H” to “L”. The NMI interrupt
is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address
03F016).
This pin cannot be used as a normal port input.
Key Input Interrupt 0
If the direction register of any of P50 to P57 is set for input and a falling edge is input to that port, a key input
interrupt 0 is generated. A key input interrupt 0 can also be used as a key-on wakeup function for cancelling
the wait mode or stop mode. Fig.DD-14 shows the block diagram of the key input interrupt 0. Note that if an
“L” level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as an
interrupt.
Pull-up
transistor
P57/KI07
P56/KI06
Pull-up
transistor
Pull-up
transistor
P55/KI05
P54/KI04
P53/KI03
Pull-up
transistor
Pull-up
transistor
Pull-up
transistor
P52/KI02
P51/KI01
P50/KI00
Pull-up
transistor
Pull-up
transistor
Pull-up select bit
Port P57 direction register
Port P57 direction register
Port P56 direction
register
Port P55 direction
register
Port P54 direction
register
Port P53 direction
register
Port P52 direction
register
Port P51 direction
register
Port P50 direction
register
Key input interrupt 0 control register _{(address 004D16)}
Interrupt control circuit
Key input interrupt 0
request
Fig.DD-15 Block diagram of key input interrupt 0
Rev.1.00 Jun 06, 2003 page 60 of 290