MC68HC908GR16 Datasheet, PDF (199/310 Pages) Motorola, Inc – Microcontrollers

Freescale Semiconductor, Inc.
System Integration Module (SIM)
Reset and System Initialization
OSC2
OSC1
OSCILLATOR (OSC)
CGMXCLK
OSCENINSTOP
FROM
CONFIG
CGMRCLK
PHASE-LOCKED LOOP (PLL)
TO TBM,TIM1,TIM2, ADC
SIM
SIM COUNTER
÷2
BUS CLOCK
GENERATORS
SIMOSCEN
IT12
TO REST
OF CHIP
IT23
TO REST
OF CHIP
Figure 15-4. System Clock Signals
15.2.3 Clocks in Stop Mode and Wait Mode
Upon exit from stop mode by an interrupt or reset, the SIM allows CGMXCLK to
clock the SIM counter. The CPU and peripheral clocks do not become active until
after the stop delay timeout. This timeout is selectable as 4096 or 32 CGMXCLK
cycles. See 15.6.2 Stop Mode.
In wait mode, the CPU clocks are inactive. The SIM also produces two sets of
clocks for other modules. Refer to the wait mode subsection of each module to see
if the module is active or inactive in wait mode. Some modules can be programmed
to be active in wait mode.
15.3 Reset and System Initialization
The MCU has these reset sources:
• Power-on reset module (POR)
• External reset pin (RST)
• Computer operating properly module (COP)
• Low-voltage inhibit module (LVI)
• Illegal opcode
• Illegal address
• Forced monitor mode entry reset (MODRST)
MC68HC908GR16 — Rev. 1.0
MOTOROLA
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Data Sheet
199