|
MC68HC08AZ16 Datasheet, PDF (134/527 Pages) Motorola, Inc – HCMOS Microcontroller Unit | |||
|
◁ |
Break Module
Break module registers
Break module registers
Three registers control and monitor operation of the break module:
⢠Break status and control register (BRKSCR)
⢠Break address register high (BRKH)
⢠Break address register low (BRKL)
Break status and
control register
(BRKSCR)
The break status and control register contains break module enable and
status bits.
Bit 7
6
5
4
3
2
1
Bit 0
BRKSCR
$FE0E
Read:
Write:
BRKE
BRKA
0
0
0
0
0
0
Reset: 0
0
0
0
0
0
0
0
= Unimplemented
Figure 12. Break status and control register (BRKSCR)
BRKE â Break enable bit
This read/write bit enables breaks on break address register matches.
BRKE is cleared by writing a â0â to bit 7. Reset clears the BRKE bit.
1 = Breaks enabled on 16-bit address match
0 = Breaks disabled on 16-bit address match
BRKA â Break active bit
This read/write status and control bit is set when a break address
match occurs. Writing a â1â to BRKA generates a break interrupt.
BRKA is cleared by writing a â0â to it before exiting the break routine.
Reset clears the BRKA bit.
1 = Break address match
0 = No break address match
5-brk
MOTOROLA
Break Module
MC68HC08AZ32
133
|
▷ |