82374EB Datasheet, PDF (114/208 Pages) Intel Corporation – SYSTEM COMPONENT (ESC)

82374EB 82374SB
Address
(Hex)
03F7h
03F7h
03F8h –
03FFh
0800h –
08FFh
FEDC
0000
0000
0000
0000
Table 6 X-Bus Chip Selects Decode (Continued)
Address (Bit)
BA98 7654
3210
RW
Name
0011
0111
0111
RW
IDE Controller
1-Primary
0011
0111
0111
RW
Floppy Disk
Controller-
Primary
0011
1111
1000
RW
Serial Port
COM 1
1000
xxxx
xxxx
W R Configuration
RAM
Chip Select
ECS 2 0 ^e100
(IDECS1 )
FDCCS
ECS 2 0 ^e00x
(COMxCS )
CRAMWR
CRAMRD
4 5 I O APIC Registers
The APIC’s registers are indirectly address through two 32 bit registers located in the CPU’s memory space
the I O Register Select (IOREGSEL) and I O Window (IOWIN) Registers (Table 7) These registers can be
relocated via the APIC Base Address Relocation Register and are aligned on 128 bit boundaries
To access an I O APIC register the IOREGSEL Register is written with the address of the intended APIC
register Bits 7 0 of the IOREGSEL Register provide the address offset (Table 8) The IOWIN Register then
becomes a 32-bit window pointing to the register selected by the IOREGSEL Register Note that for each
redirection table register there are two offset addresses (e g address offset 10h selects IOREDTBL0
bits 31 0 and 11h selects IOREDTBL0 bits 63 32
Memory
Address
FEC0 x000h
(82374EB)
FEC0 xy00h
(82374SB)
FEC0 x010h
(82374EB)
FEC0 xy10h
(82374SB)
Table 7 Memory Address For Accessing APIC Registers
Mnemonic
Register Name
IOREGSEL
I O Register Select
IOWIN
I O Window
Access
RW
RW
NOTE
xy are determined by the x and y (82374SB only) fields in the APIC Base Address Relocation Register Range for x e 0-Fh
and the range for y e 0 4 8 Ch
114