|
MC68HC908MR8 Datasheet, PDF (96/372 Pages) Motorola, Inc – Microcontrollers | |||
|
◁ |
System Integration Module (SIM)
The COP reset is asynchronous to the bus clock.
ILLEGAL ADDRESS RST
ILLEGAL OPCODE RST
COPRST
LVI
POR
INTERNAL RESET
Figure 7-6. Sources of Internal Reset
The active reset feature allows the part to issue a reset to peripherals
and other chips within a system built around the MCU.
7.4.2.1 Power-On Reset (POR)
When power is first applied to the MCU, the power-on reset (POR)
module generates a pulse to indicate that power-on has occurred. The
external reset pin (RST) is held low while the SIM counter counts out
4096 CGMXCLK cycles. Sixty-four CGMXCLK cycles later, the CPU and
memories are released from reset to allow the reset vector sequence to
occur.
At power-on, these events occur:
⢠A POR pulse is generated.
⢠The internal reset signal is asserted.
⢠The SIM enables CGMOUT.
⢠Internal clocks to the CPU and modules are held inactive for 4096
CGMXCLK cycles to allow stabilization of the oscillator.
⢠The RST pin is driven low during the oscillator stabilization time.
⢠The POR bit of the SIM reset status register (SRSR) is set and all
other bits in the register are cleared.
Technical Data
96
System Integration Module (SIM)
MC68HC908MR8 â Rev 4.1
Freescale Semiconductor
|
▷ |