English
Language : 

MC68HC908MR8 Datasheet, PDF (271/372 Pages) Motorola, Inc – Microcontrollers
Serial Communications Interface (SCI)
I/O Registers
FEIE — Receiver Framing Error Interrupt Enable Bit
This read/write bit enables SCI error CPU interrupt requests
generated by the framing error bit, FE. Reset clears FEIE.
1 = SCI error CPU interrupt requests from FE bit enabled
0 = SCI error CPU interrupt requests from FE bit disabled
PEIE — Receiver Parity Error Interrupt Enable Bit
This read/write bit enables SCI receiver CPU interrupt requests
generated by the parity error bit, PE. Reset clears PEIE. See 13.9.4
SCI Status Register 1
1 = SCI error CPU interrupt requests from PE bit enabled
0 = SCI error CPU interrupt requests from PE bit disabled
13.9.4 SCI Status Register 1
SCI status register 1 (SCS1) contains flags to signal these conditions:
• Transfer of SCDR data to transmit shift register complete
• Transmission complete
• Transfer of receive shift register data to SCDR complete
• Receiver input idle
• Receiver overrun
• Noisy data
• Framing error
• Parity error
Ad- $003B
dress:
Bit 7
6
5
4
3
2
1
Bit 0
Read: SCTE TC SCRF IDLE OR
NF
FE
PE
Write: R
R
R
R
R
R
R
R
Reset: 1
1
0
0
0
0
0
0
R = Reserved
Figure 13-10. SCI Status Register 1 (SCS1)
MC68HC908MR8 — Rev 4.1
Freescale Semiconductor
Serial Communications Interface (SCI)
Technical Data
271