MC68HC908MR8 Datasheet, PDF (216/372 Pages) Motorola, Inc – Microcontrollers

Timer Interface A (TIMA)
11.10.2 TIMA Counter Registers
The two read-only TIMA counter registers contain the high and low bytes
of the value in the TIMA counter. Reading the high byte (TACNTH)
latches the contents of the low byte (TACNTL) into a buffer. Subsequent
reads of TACNTH do not affect the latched TACNTL value until TACNTL
is read. Reset clears the TIMA counter registers. Setting the TIMA reset
bit (TRST) also clears the TIMA counter registers.
NOTE:
If TACNTH is read during a break interrupt, be sure to unlatch TACNTL
by reading TACNTL before exiting the break interrupt. Otherwise,
TACNTL retains the value latched during the break.
Register Name and Ad-
dress:
TACNTH — $000F
Bit 7
6
5
4
3
Read: Bit 15 Bit 14 Bit 13 Bit 12 Bit 11
Write: R
R
R
R
R
Reset: 0
0
0
0
0
2
Bit 10
R
0
1
Bit 9
R
0
Bit 0
Bit 8
R
0
Register Name and Ad-
dress:
TACNTL — $0010
Bit 7
6
5
4
3
2
1
Bit 0
Read: Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Write: R
R
R
R
R
R
R
R
Reset: 0
0
0
0
0
0
0
0
R = Reserved
Figure 11-5. TIMA Counter Registers (TACNTH and TACNTL)
Technical Data
216
Timer Interface A (TIMA)
MC68HC908MR8 — Rev 4.1
Freescale Semiconductor