XC3S100E Datasheet, PDF (131/193 Pages) Xilinx, Inc – DC and Switching Characteristics

Pinout Descriptions
R
CP132: 132-ball Chip-scale Package
The XC3S250E and the XC3S500E FPGAs are available in
the 132-lead chip-scale package, CP132. Both devices
share a common footprint for this package as shown in
Table 10 and Figure 3.
Table 10 lists all the CP132 package pins. They are sorted
by bank number and then by pin name. Pins that form a dif-
ferential I/O pair appear together in the table. The table also
shows the pin number for each pin and the pin type, as
defined earlier.
Physically, the D14 and K2 balls on the XC3S250E FPGA
are not connected but should be connected to VCCINT to
maintain density migration compatibility.
An electronic version of this package pinout table and foot-
print diagram is available for download from the Xilinx web-
site at http://www.xilinx.com/bvdocs/publications/s3e_pin.zip.
Pinout Table
Table 10: CP132 Package Pinout
Bank
XC3S250E
XC3S500E
Pin Name
0
IO_L01N_0
0
IO_L01P_0
0
IO_L02N_0
0
IO_L02P_0
0
IO_L03N_0/VREF_0
0
IO_L03P_0
0
IO_L04N_0/GCLK5
0
IO_L04P_0/GCLK4
0
IO_L05N_0/GCLK7
0
IO_L05P_0/GCLK6
0
IO_L07N_0/GCLK11
0
IO_L07P_0/GCLK10
0
IO_L08N_0/VREF_0
0
IO_L08P_0
0
IO_L09N_0
0
IO_L09P_0
0
IO_L10N_0
0
IO_L10P_0
0
IO_L11N_0/HSWAP
0
IO_L11P_0
CP132
Ball
C12
A13
A12
B12
B11
C11
C9
A10
A9
B9
B7
A7
C6
B6
C5
B5
C4
B4
B3
A3
Type
I/O
I/O
I/O
I/O
VREF
I/O
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
VREF
I/O
I/O
I/O
I/O
I/O
DUAL
I/O
Table 10: CP132 Package Pinout
Bank
XC3S250E
XC3S500E
Pin Name
0
IP_L06N_0/GCLK9
0
IP_L06P_0/GCLK8
0
VCCO_0
0
VCCO_0
1
IO/A0
1
IO/VREF_1
1
IO_L01N_1/A15
1
IO_L01P_1/A16
1
IO_L02N_1/A13
1
IO_L02P_1/A14
1
IO_L03N_1/A11
1
IO_L03P_1/A12
1
IO_L04N_1/A9/RHCLK1
1
IO_L04P_1/A10/RHCLK0
1
IO_L05N_1/A7/RHCLK3/
TRDY1
1
IO_L05P_1/A8/RHCLK2
1
IO_L06N_1/A5/RHCLK5
1
IO_L06P_1/A6/RHCLK4/
IRDY1
1
IO_L07N_1/A3/RHCLK7
1
IO_L07P_1/A4/RHCLK6
1
IO_L08N_1/A1
1
IO_L08P_1/A2
1
IO_L09N_1/LDC0
1
IO_L09P_1/HDC
1
IO_L10N_1/LDC2
1
IO_L10P_1/LDC1
1
IP/VREF_1
1
VCCO_1
1
VCCO_1
2
IO/D5
CP132
Ball
C8
B8
A6
B10
F12
K13
N14
N13
M13
M12
L14
L13
J12
K14
J14
J13
H12
H13
G13
G14
F13
F14
D12
D13
C13
C14
G12
E13
M14
P4
Type
GCLK
GCLK
VCCO
VCCO
DUAL
VREF
DUAL
DUAL
DUAL
DUAL
DUAL
DUAL
RHCLK/
DUAL
RHCLK/
DUAL
RHCLK/
DUAL
RHCLK/
DUAL
RHCLK/
DUAL
RHCLK/
DUAL
RHCLK/
DUAL
RHCLK/
DUAL
DUAL
DUAL
DUAL
DUAL
DUAL
DUAL
VREF
VCCO
VCCO
DUAL
10
www.xilinx.com
DS312-4 (v1.1) March 21, 2005
Advance Product Specification