XC3S100E Datasheet, PDF (120/193 Pages) Xilinx, Inc – DC and Switching Characteristics

R
DC and Switching Characteristics
TCK
(Input)
TMS
(Input)
TDI
(Input)
TDO
(Output)
T_TMSTCK
T_TDITCK
T_TCKTMS
T_TCKTDI
T_CCH
T_CCL
1/F_TCK
T_TCKTDO
Figure 6: JTAG Waveforms
DS099_06_040703
Table 19: Timing for the JTAG Test Access Port
All Speed Grades
Symbol
Description
Min
Max
Clock-to-Output Times
T_TCKTDO
The time from the falling transition on the TCK pin
1.0
to data appearing at the TDO pin
11.0
Setup Times
T_TDITCK
The time from the setup of data at the TDI pin to
7.0
-
the rising transition at the TCK pin
T_TMSTCK
The time from the setup of a logic level at the TMS
7.0
-
pin to the rising transition at the TCK pin
Hold Times
T_TCKTDI
The time from the rising transition at the TCK pin
0
-
to the point when data is last held at the TDI pin
T_TCKTMS
The time from the rising transition at the TCK pin
0
-
to the point when a logic level is last held at the
TMS pin
Clock Timing
T_CCH
T_CCL
F_TCK
The High pulse width at the TCK pin
The Low pulse width at the TCK pin
Frequency of the TCK signal
5
-
5
-
-
33
Notes:
1. The numbers in this table are based on the operating conditions set forth in Table 4.
Units
ns
ns
ns
ns
ns
ns
ns
MHz
DS312-3 (v1.0) March 1, 2005
www.xilinx.com
17
Advance Product Specification