|
SH7137 Datasheet, PDF (92/1160 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH™ RISC engine Family | |||
|
◁ |
Section 4 Clock Pulse Generator (CPG)
Initial
Bit
Bit Name Value R/W Description
15

0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
14 to 12 IFC[2:0] 011
R/W Internal Clock (IÏ) Frequency Division Ratio
Specify the division ratio of the internal clock (IÏ)
frequency with respect to the output frequency of PLL
circuit. If a prohibited value is specified, subsequent
operation is not guaranteed.
000: Ã1
001: Ã1/2
010: Ã1/3
011: Ã1/4
100: Ã1/8
Other than above: Setting prohibited
11 to 9 BFC[2:0] 011
R/W Bus Clock (BÏ) Frequency Division Ratio
Specify the division ratio of the bus clock (BÏ)
frequency with respect to the output frequency of PLL
circuit. If a prohibited value is specified, subsequent
operation is not guaranteed.
000: Ã1
001: Ã1/2
010: Ã1/3
011: Ã1/4
100: Ã1/8
Other than above: Setting prohibited
Rev. 2.00 Sep. 10, 2008 Page 66 of 1130
REJ09B0402-0200
|
▷ |