JG82852GMSL7VP Datasheet, PDF (98/176 Pages) Intel Corporation – Intel® 852GM/852GMV Chipset Intel® 852GM/852GMV Chipset Hub (GMCH)

Register Description
R
3.10.5.
RID – Revision Identification
Address Offset:
Default Value:
Access:
Size:
08h
01h
Read Only
8 bits
This register contains the revision number of the Intel 852GM/852GMV GMCH. These bits are read
only and writes to this register have no effect.
Bit
Descriptions
7:0
Revision Identification Number (RID): This is an 8-bit value that indicates the revision identification
number for the Intel 852GM/852GMV GMCH.
3.10.6.
SUBC – Sub-Class Code
Address Offset:
Default Value:
Access:
Size:
0Ah
80h
Read Only
8 bits
This register contains the Sub-Class Code for the Intel 852GM/852GMV GMCH Device #0. This code
is 80h indicating a peripheral device.
Bit
Descriptions
7:0
Sub-Class Code (SUBC): This is an 8-bit value that indicates the category of Bridge into which the Intel
852GM/852GMV GMCH falls. The code is 80h indicating other peripheral device.
3.10.7.
BCC – Base Class Code
Address Offset:
Default Value:
Access:
Size:
0Bh
08h
Read Only
8 bits
This register contains the Base Class Code of the Intel 852GM/852GMV GMCH Device #0 Function #3.
This code is 08h indicating a peripheral device.
Bit
Descriptions
7:0
Base Class Code (BASEC): This is an 8-bit value that indicates the Base Class Code for the Intel
852GM/852GMV GMCH. This code has the value 08h, indicating other peripheral device.
98
Intel^® 852GM/852GMV Chipset GMCH Datasheet