English
Language : 

JG82852GMSL7VP Datasheet, PDF (114/176 Pages) Intel Corporation – Intel® 852GM/852GMV Chipset Intel® 852GM/852GMV Chipset Hub (GMCH)
Intel 852GM/852GMV GMCH System Address Map
R
Table 23. System Memory Segments and Their Attributes
System Memory
Segments
Attributes
000000H - 09FFFFH
0A0000H - 0BFFFFH
0C0000H - 0C3FFFH
0C4000H - 0C7FFFH
0C8000H - 0CBFFFH
0CC000H - 0CFFFFH
0D0000H - 0D3FFFH
0D4000H - 0D7FFFH
0D8000H - 0DBFFFH
0DC000H - 0DFFFFH
0E0000H - 0E3FFFH
0E4000H - 0E7FFFH
0E8000H - 0EBFFFH
0EC000H - 0EFFFFH
0F0000H - 0FFFFFH
Fixed - always mapped to main
DDR SDRAM
Mapped to Hub Interface or IGD -
configurable as SMM space
WE RE
WE RE
WE RE
WE RE
WE RE
WE RE
WE RE
WE RE
WE RE
WE RE
WE RE
WE RE
WE RE
Comments
0 to 640 kB – DOS Region
Video Buffer (physical DDR SDRAM
configurable as SMM space)
Add-on BIOS
Add-on BIOS
Add-on BIOS
Add-on BIOS
Add-on BIOS
Add-on BIOS
Add-on BIOS
Add-on BIOS
BIOS Extension
BIOS Extension
BIOS Extension
BIOS Extension
BIOS Area
DOS Area (00000h-9FFFFh)
The DOS area is 640-kB in size and is always mapped to the main System Memory controlled by the
GMCH.
Legacy VGA Ranges (A0000h-BFFFFh)
The legacy 128-kB VGA memory range A0000h-BFFFFh (Frame Buffer) can be mapped to IGD
(Device #2) and to the Hub Interface depending on the programming of the VGA steering bits. Priority
for VGA mapping is constant in that the GMCH always decodes internally mapped devices first. Internal
to the GMCH, decode precedence is always given to IGD. The GMCH always positively decodes
internally mapped devices, namely the IGD. Subsequent decoding of regions mapped to the Hub
Interface depends on the Legacy VGA configurations bits (VGA Enable and MDAP). This region is
also the default for SMM space.
Compatible SMRAM Address Range (A0000h-BFFFFh)
When compatible SMM space is enabled, SMM-mode CPU accesses to this range are routed to physical
DDR SDRAM at this address. Non-SMM-mode CPU accesses to this range are considered to be to the
video buffer area as described above. Hub Interface originated cycles to enabled SMM space are not
allowed and are considered to be to the video buffer area.
114
Intel® 852GM/852GMV Chipset GMCH Datasheet