JG82852GMSL7VP Datasheet, PDF (9/176 Pages) Intel Corporation – Intel® 852GM/852GMV Chipset Intel® 852GM/852GMV Chipset Hub (GMCH)

R
Tables
Table 1. DDR Memory Capacity.............................................................................................. 24
Table 2. Intel 852GM/852GMV GMCH Interface Clocks......................................................... 27
Table 3. Host Interface Signal Descriptions ............................................................................ 30
Table 4. DDR SDRAM Interface Descriptions......................................................................... 33
Table 5. Hub Interface Signals ................................................................................................ 34
Table 6. Clock Signals ............................................................................................................. 35
Table 7. Dedicated LVDS Flat Panel Interface Signal Descriptions........................................ 37
Table 8. Digital Video Port C (DVOC) Signal Descriptions ..................................................... 38
Table 9. Analog Display Signal Descriptions........................................................................... 39
Table 10. Intel 852GM/852GMV GMCH GPIO (DDC, I2C, etc.) Signal Descriptions............. 40
Table 11. Voltage References, PLL Power ............................................................................. 42
Table 12. Device Number Assignment .................................................................................... 45
Table 13. Nomenclature for Access Attributes ........................................................................ 46
Table 14. VGA I/O Mapped Register List ................................................................................ 52
Table 15. Index – Data Registers ............................................................................................ 52
Table 16. GMCH Configuration Space - Device #0, Function#0............................................. 53
Table 17. Attribute Bit Assignment .......................................................................................... 66
Table 18. PAM Registers and Associated System Memory Segments .................................. 67
Table 19. Host-Hub I/F Bridge/System Memory Controller Configuration Space
(Device #0, Function#1)........................................................................................... 76
Table 20. Configuration Process Configuration Space (Device#0, Function #3) .................... 94
Table 21. Intel 852GM/852GMV GMCH Configurations ....................................................... 100
Table 22. Integrated Graphics Device Configuration Space (Device #2, Function#0).......... 101
Table 23. System Memory Segments and Their Attributes................................................... 114
Table 24. Pre-allocated System Memory .............................................................................. 116
Table 25. SMM Space Transaction Handling........................................................................ 119
Table 26. Relation of DBI Bits to Data Bits............................................................................ 123
Table 27. Data Bytes on SO-DIMM Used for Programming DRAM Registers...................... 125
Table 28. Dual Display Usage Model (Intel 852GM/852GMV GMCH).................................. 135
Table 29. Panel Power Sequencing Timing Parameters....................................................... 142
Table 30. Enhanced Intel SpeedStep Technology Overview................................................ 145
Table 31. Differential Signals in the XOR Chains.................................................................. 149
Table 32. XOR Chain Exclusion List of Pins ......................................................................... 149
Table 33. XOR Mapping ........................................................................................................ 151
Table 34. Voltage Levels and Ball Out for Voltage Groups................................................... 162
Table 35. Strapping Signals and Configuration..................................................................... 163
Table 36. Ballout Table.......................................................................................................... 166
Intel^® 852GM/852GMV Chipset GMCH Datasheet
9