English
Language : 

DS537 Datasheet, PDF (46/148 Pages) Xilinx, Inc – LogiCORE IP XPS LL TEMAC
LogiCORE IP XPS LL TEMAC (v2.03a)
Directly Addressable TEMAC Registers
TEMAC Most Significant Word Data (shared) Register (MSW)
The Most Significant Data Word Register is shown in Figure 24. This register is used when reading from the
Multicast Address table. For all other transactions only the LSW register is used. This register is shared between the
Ethernet Interface 0 and Ethernet Interface 1 so data for one interface can be overwritten by data for the other
interface even though each interface has its own address for this register.
X-Ref Target - Figure 24
0
31
MSW
DS537_24_091909
Figure 24: TEMAC Most Significant Word Data Register (offset 0x020 or 0x060)
Table 23 shows the TEMAC Most Significant Word Data Register bit definitions.
Table 23: TEMAC Most Significant Word Data Register Bit Definitions
Bit(s)
Name
Core
Access
Reset
Value
Description
0 - 31
MSW
Read/Write
undefined
Most Significant Data Word. Data from the Multicast Address table or
fabric registers to the PLB for read operations.
TEMAC Least Significant Word Data (shared) Register (LSW)
The Least Significant Data Word Register is shown in Figure 25. This register is used when writing or reading all of
the indirectly addressable registers. This register is shared between the Ethernet Interface 0 and Ethernet Interface
1 so data for one interface can be overwritten by data for the other interface even though each interface has its own
address for this register.
X-Ref Target - Figure 25
0
31
LSW
DS537_25_091909
Figure 25: TEMAC Least Significant Word Data Register (offset 0x024 or 0x064)
Table 24 shows the TEMAC Least Significant Word Data Register bit definitions.
Table 24: TEMAC Least Significant Word Data Register Bit Definitions
Bit(s)
Name
Core
Access
Reset
Value
Description
0 - 31
LSW
Least Significant Data Word. Data input from the PLB data bus for writes
Read/Write undefined to the indirectly addressable registers or data from the indirectly
addressable registers to the PLB for read operations.
www.xilinx.com
46