English
Language : 

DS537 Datasheet, PDF (112/148 Pages) Xilinx, Inc – LogiCORE IP XPS LL TEMAC
LogiCORE IP XPS LL TEMAC (v2.03a)
Table 88 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Status Register bit definitions.
Table 88: 1000BASE-X Management Status Register (Register 1) Bit Definitions
Bit(s)
Name
Core Access
Reset
Value
Description
15
100BASE-T4
Returns 0
0
Always returns a 0 for this bit because 100BASE-T4 is not
supported.
14
100BASE-X Full
Duplex
Returns 0
0
Always returns a 0 for this bit because 100BASE-X full duplex is not
supported.
13
100BASE-X Half
Duplex
Returns 0
0
Always returns a 0 for this bit because 100BASE-X half duplex is not
supported.
12
10 Mb/S
Full Duplex
Returns 0
0
Always returns a 0 for this bit because 10 Mb/S full duplex is not
supported.
10 Mb/S
11
Half Duplex
Returns 0
Always returns a 0 for this bit because 10 Mb/S half duplex is not
0
supported.
10
100BASE-T2
Full Duplex
Returns 0
0
Always returns a 0 for this bit because 100BASE-T2 full duplex is not
supported.
9
100BASE-T2
Half Duplex
Returns 0
0
Always returns a 0 for this bit because 100BASE-T2 half duplex is
not supported.
8 Extended Status
Returns 1
1
Always returns a 1 for this bit indicating the presence of the
extended register (register 15).
7
Unidirectional
Ability
Returns 1
1
Always returns a 1.
6
MF Preamble
Suppression
Returns 1
1
Always returns a 1 for this bit to indicate the support of management
frame preamble suppression.
5
Auto Negotiation
Complete
Read
0 - auto negotiation process not completed
0
1 - auto negotiation process complete
4
Remote Fault
Read only self
clearing on read
0
0 - no remote fault condition detected
1 - remote fault condition detected
3
Auto Negotiation
Ability
Returns 1
1
Always returns a q for this bit indicating that the PHY is capable of
auto negotiation.
2
Link Status
Read only self
clearing on read
0
0 - PHY Link is down
1 - PHY Link is up
1
Jabber Detect
Returns 0
0 Always returns a 0 for this bit because no jabber detect is supported.
0
Extended
Capability
Returns 0
0
Always returns a 0 for this bit because no extended register set is
supported.
Table 89 shows the first Hard TEMAC Internal 1000BASE-X PCS/PMA Management PHY Identifier Register bit
definitions.
Table 89: 1000BASE-X Management PHY Identifier (Register 2) Bit Definitions
Bit(s)
Name
Core
Access
Reset Value
Description
0 - 15
OUI
Read
returns OUI (3-18) Organizationally Unique Identifier (OUI) from IEEE is
0x0028
0x000A35.
www.xilinx.com
112