English
Language : 

DS537 Datasheet, PDF (111/148 Pages) Xilinx, Inc – LogiCORE IP XPS LL TEMAC
LogiCORE IP XPS LL TEMAC (v2.03a)
When using 1000BASE-X, the XPS_LL_TEMAC is typically connected to an external optical transceiver device such
as a GBIC or SFP transceiver.
Table 86: Internal 1000BASE-X PCS/PMA Management Registers
Register Name
Control Register (Register 0)
Status Register (Register 1)
PHY Identifier (Register 2 and 3)
Auto Negotiation Advertisement Register (Register 4)
Auto Negotiation Link Partner Ability Base Register (Register 5)
Auto Negotiation Expansion Register (Register 6)
Auto Negotiation Next Page Transmit Register (Register 7)
Auto Negotiation Next Page Receive Register (Register 8)
Extended Status Register (Register 15)
Vendor Specific Register: Auto Negotiation Interrupt Control Register (Register 16)
Vendor Specific Register: Loopback Control Register (Register 17)
Register Address
(REGAD)
0
1
2,3
4
5
6
7
8
15
16
17
Table 87 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Control Register bit definitions.
Table 87: 1000BASE-X Management Control Register (Register 0) Bit Definitions
Bit(s)
Name
Core
Access
Reset
Value
Description
Read/Write
0 - normal operation
15
Reset
self clearing
0
1 - PCS/PMA reset
14
Loopback
Read/Write
0
0 - disable loopback mode
1 - enable loopback mode
13
Speed Selection
(LSB)
Returns 0
0
Always returns 0 for this bit. Along with bit 6, speed selection of 1000
Mb/S is identified.
12
Auto Negotiation
Enable
Read/Write
1
0 - disable auto negotiation
1 - enable auto negotiation
When set to "1", the RocketIO MGT is placed in a low power state. This
bit requires a reset (bit 15) to clear.
11
Power Down Read/Write
0
0 - normal operation
1 - power down
10
Isolate
Read/Write
0
0 - normal operation
1 - electrically isolate the PHY
9
Restart Auto
Negotiation
Read/Write
self clearing
0
0 - normal operation
1 - restart auto negotiation process
8
Duplex Mode Returns 1
1 Always returns 1 for this bit to disable COL test.
7
Collision Test Returns 0
0 Always returns 0 for this bit to signal full duplex mode.
6
Speed Selection
(MSB)
Returns 1
1
Always returns 1 for this bit. Along with bit 13, speed selection of 1000
Mb/S is identified.
5
Unidirectional
Enable
Read/Write
0
Enable transmit regardless of whether a valid link has been established.
0-4
Reserved
Returns 0s 0x0 Always return zeros.
www.xilinx.com
111