DS537 Datasheet, PDF (127/148 Pages) Xilinx, Inc – LogiCORE IP XPS LL TEMAC

LogiCORE IP XPS LL TEMAC (v2.03a)
Table 113 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Control Register bit definitions.
Table 113: 1000BASE-X Management Control Register (Register 0) Bit Definitions
Bit(s)
Name
Core
Access
Reset
Value
Description
Reset
15
Read/Write
self clearing
0 - normal operation
0
1 - PCS/PMA reset
14 ^Loopback
Read/Write
0
0 - disable loopback mode
1 - enable loopback mode
13
Speed Selection Returns 0
(LSB)
0
Always returns 0 for this bit. Along with bit 6, speed selection of 1000
Mb/S is identified.
12
Auto Negotiation Read/Write
Enable
1
0 - disable auto negotiation
1 - enable auto negotiation
Power Down
11
Read/Write
When set to "1", the RocketIO MGT is placed in a low power state. This
bit requires a reset (bit 15) to clear.
0
0 - normal operation
1 - power down
10 ^Isolate
Read/Write
0
0 - normal operation
1 - electrically isolate the PHY
Restart Auto
9 _Negotiation
Read/Write
self clearing
0 - normal operation
0
1 - restart auto negotiation process
8 Duplex Mode Returns 1
1 Always returns 1 for this bit to disable COL test.
7 Collision Test Returns 0
0 Always returns 0 for this bit to signal full duplex mode.
6
Speed Selection Returns 1
(MSB)
1
Always returns 1 for this bit. Along with bit 13, speed selection of 1000
Mb/S is identified.
5
Unidirectional
Enable
Read/Write
0
Enable transmit regardless of whether a valid link has been established.
0 - 4 Reserved
Returns 0s
0x0 Always return zeros.
Table 114 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Status Register bit definitions.
Table 114: 1000BASE-X Management Status Register (Register 1) Bit Definitions
Bit(s)
Name
Core
Access
Reset
Value
Description
15 100BASE-T4 Returns 0
0 Always returns a 0 for this bit because 100BASE-T4 is not supported.
14
100BASE-X
Full Duplex
Returns 0
0
Always returns a 0 for this bit because 100BASE-X full duplex is not
supported.
13
100BASE-X
Half Duplex
Returns 0
0
Always returns a 0 for this bit because 100BASE-X half duplex is not
supported.
12
10 Mb/S
Full Duplex
Returns 0
0
Always returns a 0 for this bit because 10 Mb/S full duplex is not supported.
11 ^{10 Mb/S}
Half Duplex
Returns 0
0
Always returns a 0 for this bit because 10 Mb/S half duplex is not
supported.
10
100BASE-T2 Returns 0
Full Duplex
0
Always returns a 0 for this bit because 100BASE-T2 full duplex is not
supported.
9
100BASE-T2 Returns 0
Half Duplex
0
Always returns a 0 for this bit because 100BASE-T2 half duplex is not
supported.
www.xilinx.com
127