UPD78F9500MA-CAC-A Datasheet, PDF (129/342 Pages) Renesas Technology Corp – 8-Bit Single-Chip Microcontrollers

CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00 (μPD78F920x ONLY)
Figure 6-39. Capture Register Data Retention Timing
Count clock
TM00 count value
Edge input
INTTM010
Capture read signal
CR010 capture value
N
N+1 N+2
X
N+2
M
M+1 M+2
M+1
Capture
Capture, but
read value is
not guaranteed
(15) Capture operation
<1> If the valid edge of the TI000 pin is to be set as the count clock, do not set the clear/start mode and the
capture trigger at the valid edge of the TI000 pin.
<2> When the CRC001 bit value is 1, capture is not performed in the CR000 register if both the rising and
falling edges have been selected as the valid edges of the TI000 pin.
<3> When the CRC001 bit value is 1, the TM00 count value is not captured in the CR000 register when a
valid edge of the TI010 pin is detected, but the input from the TI010 pin can be used as an external
interrupt source because INTTM000 is generated at that timing.
<4> To ensure the reliability of the capture operation, the capture trigger requires a pulse longer than two
cycles of the count clock selected by prescaler mode register 00 (PRM00).
<5> The capture operation is performed at the fall of the count clock. A interrupt request input (INTTM0n0),
however, occurs at the rise of the next count clock.
<6> To use two capture registers, set the TI000 and TI010 pins.
Remark n = 0, 1
(16) Compare operation
The capture operation may not be performed for CR0n0 set in compare mode even if a capture trigger is input.
Remark n = 0, 1
User’s Manual U18172EJ3V0UD
127