English
Language : 

M16C30P_07 Datasheet, PDF (230/317 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/30 SERIES
M16C/30P Group
19. Flash Memory Version
19.3.5.5 Block Erase Command
The block erase command erases each block.
By writing “xx20h” in the first bus cycle and “xxD0h” to the highest-order even address of a block in the
second bus cycle, an auto erase operation (erase and verify) will start in the specified block.
The FMR00 bit in the FMR0 register indicates whether an auto erase operation has been completed.
The FMR00 bit is set to “0” (busy) during auto erase and to “1” (ready) when the auto erase operation is
completed.
After the completion of an auto erase operation, the FMR07 bit in the FMR0 register indicates whether or not
the auto erase operation has been completed as expected. (Refer to 19.3.8 Full Status Check.)
Figure 19.10 shows a Flow Chart of the Block Erase Command Programming.
The lock bit protects each block from being programmed inadvertently. (Refer to 19.3.6 Data Protect
Function.)
In EW1 mode, do not execute this command on the block where the rewrite control program is allocated. In
EW0 mode, the microcomputer enters read status register mode as soon as an auto erase operation starts. The
status register can be read. The SR7 bit in the status register is set to “0” at the same time an auto erase
operation starts. It is set to “1” when an auto erase operation is completed. The microcomputer remains in read
status register mode until the read array command or read lock bit status command is written. Also execute the
clear status register command and block erase command at least 3 times until an erase error is not generated
when an erase error is generated.
Start
Write the command code “xx20h”(1)
Write “xxD0h” to the highest-order
block address
NO
FMR00=1?
YES
Full status check (2, 3)
Block erase operation is
completed
NOTES:
1. Write the command code and data to even addresses.
2. Refer to “Figure 19.13 Full Status Check and Handling Procedure
for Each Error”.
3. Execute the clear status register command and block erase
command at least 3 times until an erase error is not generated when
an erase error is generated.
Figure 19.10 Block Erase Command
Rev.1.22 Mar 29, 2007 Page 214 of 291
REJ09B0179-0122