English
Language : 

PIC18F87K22 Datasheet, PDF (101/548 Pages) Microchip Technology – 64/80-Pin, High-Performance, 1-Mbit Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt XLP Technology
PIC18F87K22 FAMILY
TABLE 6-2: PIC18F87K22 FAMILY REGISTER FILE SUMMARY (CONTINUED)
Address File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
F2Ch
F2Bh
F2Ah
F29h
F28h
F27h
F26h
F25h
F24h
F23h
F22h
F21h
F20h
F1Fh
F1Eh
F1Dh
F1Ch
F1Bh
F1Ah
F19h
F18h
F17h
F16h
Note
CCPTMRS1
CCPTMRS2
C7TSEL1
—
C7TSEL0
—
—
C6TSEL0
—
—
C10TSEL0(3)
—
C5TSEL0 C4TSEL1
C9TSEL0(3) C8TSEL1
REFOCON
ROON
—
ROSSLP
ROSEL
RODIV3
RODIV2
RODIV1
ODCON1
ODCON2
SSP1OD CCP2OD CCP1OD
CCP10OD(3) CCP9OD(3) CCP8OD
—
CCP7OD
—
CCP6OD
—
CCP5OD
—
CCP4OD
ODCON3
U2OD
U1OD
—
—
—
—
—
MEMCON
EBDIS
—
WAIT1
WAIT0
—
—
WM1
ANCON0
ANSEL7
ANSEL6
ANSEL5
ANSEL4
ANSEL3
ANSEL2
ANSEL1
ANCON1
ANSEL15 ANSEL14 ANSEL13 ANSEL12 ANSEL11 ANSEL10 ANSEL9
ANCON2
ANSEL23 ANSEL22 ANSEL21 ANSEL20 ANSEL19 ANSEL18 ANSEL17
RCSTA2
SPEN
RX9
SREN
CREN
ADDEN
FERR
OERR
TXSTA2
CSRC
TX9
TXEN
SYNC
SENDB
BRGH
TRMT
BAUDCON2 ABDOVF
RCIDL
RXDTP
TXCKP
BRG16
—
WUE
SPBRGH2 USART2 Baud Rate Generator High Byte
SPBRG2
USART2 Baud Rate Generator
RCREG2
Receive Data FIFO
TXREG2
Transmit Data FIFO
PSTR2CON
CMPL1
CMPL0
—
STRSYNC STRD
STRC
STRB
PSTR3CON
CMPL1
CMPL0
—
STRSYNC STRD
STRC
STRB
PMD0
CCP3MD CCP2MD CCP1MD UART2MD UART1MD SSP2MD SSP1MD
PMD1
PMD2
PMD3
PSPMD
TMR10MD(3)
CCP10MD(3)
CTMUMD
TMR8MD
CCP9MD(3)
RTCCMD
TMR7MD(3)
CCP8MD
TMR4MD
TMR6MD
CCP7MD
TMR3MD
TMR5MD
CCP6MD
TMR2MD
CMP3MD
CCP5MD
TMR1MD
CMP2MD
CCP4MD
1: The bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.
2: Unimplemented on 64-pin devices (PIC18F6XK22).
3: Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22).
C4TSEL0
C8TSEL0
RODIV0
SSP2OD
CCP3OD
CTMUDS
WM0
ANSEL0
ANSEL8
ANSEL16
RX9D
TX9D
ABDEN
00-0 -000
---0 -000
0-00 0000
000- ---0
0000 0000
00-- ---0
0-00 --00
1111 1111
1111 1111
1111 1111
0000 000x
0000 0010
0100 0-00
0000 0000
0000 0000
0000 0000
STRA
STRA
ADCMD
EMBMD
CMP1MD
TMR12MD(3)
xxxx xxxx
00-0 0001
00-0 0001
0000 0000
0000 0000
0000 0000
0000 0000
 2010 Microchip Technology Inc.
Preliminary
DS39960B-page 101