HMS30C7110 Datasheet, PDF (78/161 Pages) List of Unclassifed Manufacturers – Multipurpose Network Processor

HMS30C7110
16 RW 0
15 RW 0
14 RW 0
13 RW 0
12 RW 0
11 RW 0
10 RW 0
9
RW 0
8
RW 0
7
0
6
RW 0
5
RW 0
MAC TX FIFO underflow.
0 = Interrupt disabled
1 = Interrupt enabled
TX length buffer overflow (low priority queue)
0 = Interrupt disabled
1 = Interrupt enabled
TX length buffer underflow (low priority queue)
0 = Interrupt disabled
1 = Interrupt enabled
TX address buffer overflow (low priority queue)
0 = Interrupt disabled
1 = Interrupt enabled
TX address buffer underflow (low priority queue)
0 = Interrupt disabled
1 = Interrupt enabled
Receive status buffer overflow
0 = Interrupt disabled
1 = Interrupt enabled
Receive status buffer underflow
0 = Interrupt disabled
1 = Interrupt enabled
Receive address buffer overflow
0 = Interrupt disabled
1 = Interrupt enabled
Receive address buffer underflow
0 = Interrupt disabled
1 = Interrupt enabled
Reserved
RX frame cut due to bus busy & excessive incoming frames
0 = Interrupt disabled
1 = Interrupt enabled
Received frame is dropped due to no buffer.
0 = Interrupt disabled
© 2003 MagnaChip Semiconductor Ltd. All Rights Reserved
78
Version 1.5