HMS30C7110 Datasheet, PDF (101/161 Pages) List of Unclassifed Manufacturers – Multipurpose Network Processor

HMS30C7110
2.7.2.5. FIFO Control Register (FCR)
This is a write only register at the same location as the IIR (the IIR is a read only register). This
register is used to enable the FIFOs, clear the FIFOs, set the RCVR FIFO trigger level, and select
the type of DMA signaling.
Table 2.60 FCR Bit Definition
Address : 1800_0008
Bits Access Default Description
31:8
0x00 Reserved
7:6 WO 0x00 These two bits are used to designate the interrupt trigger level. When
the number of bytes in the RCVR FIFO is equivalent to the
designated interrupt trigger level, a Received Data Available
Interrupt is activated. This interrupt must be enabled by setting IER0
0 = RCVR FIFO Trigger Level is 1
1 = RCVR FIFO Trigger Level is 4
2 = RCVR FIFO Trigger Level is 8
3 = RCVR FIFO Trigger Level is 14
5:3
0x00 Reserved
2
WO 0x0 Writing a 1 to FCR2 clears all bytes in the XMIT FIFO and resets its
counter logic to 0. The shift register is not cleared. The 1 that is
written to this bit position is self-clearing
1
WO 0x0 Writing a 1 to FCR1 clears all bytes in the RCVR FIFO and resets its
counter logic to 0. The shift register is not cleared. The 1 that is
written to this bit position is self-clearing.
0
0x0 Reserved
2.7.2.6. Line Control Register (LCR)
The system programmer specifies the format of the asynchronous data communications exchange
and sets the Divisor Latch Access bit via the Line Control Register (LCR). This is a read and write
register. Details on each bit follow:
© 2003 MagnaChip Semiconductor Ltd. All Rights Reserved
101
Version 1.5