HMS30C7110 Datasheet, PDF (125/161 Pages) List of Unclassifed Manufacturers – Multipurpose Network Processor

HMS30C7110
TS
[27] Select the transfer size of a transfer
0: a single transfer is performed.
1: a burst transfer of length four is performed.
SERVMODE [26] Select the service mode between single service mode and whole service
mode
0: single service mode
1: whole service mode
HWSRCSEL [25:24] Select DMA request source for each DMA.
SWHW_SEL [23] Select the DMA source between software (S/W request mode) and
hardware (H/W request mode).
0: S/W request mode
1: H/W request mode
RELOAD [22] Set the reload on/off option.
0: auto reload is performed.
1: channel is turned off after TC reaches.
DS
[21:20] Data size to be transferred.
0: 8-bit (Byte), 1 : 16-bit (Half-Word), 2: 32-bit (Word)
TC
[19:0] Initial transfer count (or transfer beat).
Note that the actual # of bytes that are transfered is obtained bt the
following equation: DSZ * TSZ * TB, where DSZ, TSZ, and TB
represent data size, transfer size, and transfer beats, respectively.
2.11.1.4. DMA STATUS REGISTER (DSTAT, offset = 0x0c, 0x2c)
This register shows the current value of transfer counter(TC) and whether this channel is busy or
idle.
Field Name Bit
Table 2.94 DMA Status Register
Description
DMA0 Address : 1910_000C
DMA1 Address : 1910_002C
© 2003 MagnaChip Semiconductor Ltd. All Rights Reserved
125
Version 1.5