HMS30C7110 Datasheet, PDF (140/161 Pages) List of Unclassifed Manufacturers – Multipurpose Network Processor

Bits Access Default Description
31:4
0x00 Reserved.
7
RW 0
VS2 Signal Output
0 = drive logic 0 value to VS2 pin
1 = input mode or pull-up to VS2 pin
6
RW 0
VS1 Signal Output
0 = drive logic 0 value to VS1 pin
1 = input mode or pull-up to VS1 pin
5:0
0x0 Reserved
HMS30C7110
Address : 1940_0008
2.13.1.4. General Control Register (GCR)
Table 2.108 GCR Bit Definition
Address : 1940_000C
Bits Access Default Description
31:6
0x00 Reserved
6:5 RW 0x0 PCMCIA is I/O
0 = Socket configured for the memory-only interface
1 = Socket configured for I/O and memory interface
2 = Socket configured for DMA interface
3 = Reserved
4:2
0x0 Reserved
1
RW 0x0 SPI and UART1 Mode
When set to logic 1, this bit converts the CD2~1 pins and VS2~1
pins to the SPI functional pins and CTRDY, CFRAME,CAD19 and
CSERR to CTS,RTS,TXD and RXD respectively for UART1 flow
control .
0
RW 0x0 CardBus Mode
0 = 16-bit PC Card Mode
1 = CardBus Mode
© 2003 MagnaChip Semiconductor Ltd. All Rights Reserved
140
Version 1.5