HMS30C7110 Datasheet, PDF (115/161 Pages) List of Unclassifed Manufacturers – Multipurpose Network Processor

HMS30C7110
Table 2.78 GPIO Direction Register Bit Definition
Address : 1820_0008
Bits Access Default Description
31:9
0x00 Reserved
8:3 RW 0x00 GPO FUNCTION
These pins set the coressponding pins to either dedicated function or
GPO.
0 = Use for specific features
1 = Use for GPI or GPO
2:0 RW 0x00 GPIO DIRECTION
This 3-bits field controls the direction of GPIO pads.
0 = input mode
1 = output mode
2.9.1.4. INT SRC
The Interrupt source register indicates which input pin is triggered.
Table 2.79 Interrupt Source Register Bit Definition
Bits
31: 16
15: 0
Access
ROC
Default
0x00
0x00
Address : 1820_000C
Description
Reserved
INT SOURCE
This 16-bits field indicates which GPI pin(s) generated interrupt(s).
Bit 0 through 7 generate external interrupt 0 through 7 respectively.
Bit 8 through 15 generate GPIO interrupt.
2.9.1.5. INT ENABLE
The Interrupt enable register chooses the interrupt sources being used.
© 2003 MagnaChip Semiconductor Ltd. All Rights Reserved
115
Version 1.5