SMJ320C80 Datasheet, PDF (83/157 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSOR

SMJ320C80
DIGITAL SIGNAL PROCESSOR
SGUS025B – AUGUST 1998 – REVISED JUNE 2002
write cycles (continued)
State
Col A
Col B
Col C
r1 r2 r3 r4 r5 r6 col col col col col col^† col ci^‡ col col col r1
c1 c2 c3
c1 c2 c3 c3
c1 c2 c3
CLKOUT
CT[2:0]
AS[2:0]
BS[1:0]
PS[3:0]
UTIME
FAULT
READY
RETRY
STATUS[5:0]
RL
A[31:0]
RAS
CAS/DQM[7:0]
DSF
TRG/CAS
W
D[63:0]
DBEN
DDIN
7
Cycle Type
Row
PAC
Col A
A
PAC
Col B
B
Idle
PAC
Col C
C
A
B
C
0 For Normal Write, 1 For PDPT Write
For user-modified timing:
UTIME
RAS
CAS/DQM[7:0]
A
B
C
† _{Wait state inserted by external logic (example)}
‡ _{Internally generated pipeline bubble (example)}
Figure 65. 3-Cycle/Column Write-Cycle Timing
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
83